jogeshsingh / Learning-about-FPGA-DESIGN-
This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and some blogs related to learning about FPGA & RTL Design
☆34Updated last month
Alternatives and similar repositories for Learning-about-FPGA-DESIGN-:
Users that are interested in Learning-about-FPGA-DESIGN- are comparing it to the libraries listed below
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆68Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆86Updated last week
- ☆40Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 5 months ago
- UVM and System Verilog Manuals☆41Updated 6 years ago
- Static Timing Analysis Full Course☆54Updated 2 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Simple 8-bit UART realization on Verilog HDL.☆102Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- Repository for system verilog labs from cadence☆12Updated 5 years ago
- ☆17Updated last year
- ☆28Updated last year
- A simple DDR3 memory controller☆54Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Introductory course into static timing analysis (STA).☆91Updated 2 weeks ago
- Implementing Different Adder Structures in Verilog☆66Updated 5 years ago
- ☆12Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago