This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and some blogs related to learning about FPGA & RTL Design
☆48Apr 5, 2025Updated last year
Alternatives and similar repositories for Learning-about-FPGA-DESIGN-
Users that are interested in Learning-about-FPGA-DESIGN- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- AMD Xilinx University Program Vivado tutorial☆59Feb 13, 2023Updated 3 years ago
- ☆32Oct 3, 2022Updated 4 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 4 years ago
- ☆26Nov 4, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- Image processing on FPGA using verilog☆27Dec 5, 2022Updated 3 years ago
- ☆22May 25, 2023Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- ☆14May 23, 2025Updated last year
- Configurable AES-GCM IP (128, 192, 256 bits)☆44Aug 10, 2026Updated 2 months ago
- Metasys is the first open-source FPGA-based infrastructure with a prototype in a RISC-V core, to enable the rapid implementation and eval…☆16Jan 20, 2023Updated 3 years ago
- ☆10May 30, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This tool provides a sophisticated yet easy-to-use solution for maintaining anonymity during security testing. The timed rotation feature…☆11Jul 16, 2025Updated last year
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆15Oct 8, 2020Updated 6 years ago
- ☆22Mar 30, 2023Updated 3 years ago
- ☆17Apr 25, 2024Updated 2 years ago
- ☆14Apr 17, 2024Updated 2 years ago
- Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.☆10May 31, 2019Updated 7 years ago
- GDB server implemented as a library in C++. To be hooked up to simulation/emulation targets.☆10Oct 18, 2023Updated 3 years ago
- ☆13May 31, 2016Updated 10 years ago
- ☆66Nov 9, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Apr 14, 2023Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- Eis Computer☆16Apr 26, 2023Updated 3 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- ☆11Jan 12, 2026Updated 9 months ago
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆57Mar 22, 2022Updated 4 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆133May 14, 2022Updated 4 years ago
- Official code for "CSCE-Net: Cross-Scale Context Extracted Hashing for Fine-Grained Image Binary Encoding"☆12Jun 1, 2023Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆135Jul 9, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- AI hardware engineer☆13Updated this week
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- Awesome List for Infrastructure as Code☆15Jul 15, 2017Updated 9 years ago
- This project aim is to use the Cypress CYUSB3KIT-003 EZ-USB FX3 SuperSpeed Explorer Kit to both program and communicate with a Xilinx Spa…☆34Aug 20, 2021Updated 5 years ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- An introduction to Git subtrees and subtree commands.☆18Jul 18, 2017Updated 9 years ago