experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
☆23Feb 17, 2026Updated 7 months ago
Alternatives and similar repositories for make_for_vivado
Users that are interested in make_for_vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 8, 2021Updated 5 years ago
- PMOD boards for ULX3S☆51Aug 24, 2023Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- ☆12Sep 26, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Updated this week
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- ☆10Mar 18, 2020Updated 6 years ago
- WiMAX LDPC encoder/decoder library☆21May 30, 2026Updated 4 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys☆23Oct 20, 2023Updated 2 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- How to configure Debian Linux environment for Xilinx Zynq.☆33Jan 5, 2017Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- Hardware Description from Technical Documentation☆15Oct 4, 2026Updated last week
- ☆26Aug 30, 2020Updated 6 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- pcie datalink layer implementation in verilog/systemverilog☆18Sep 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆41Aug 30, 2022Updated 4 years ago
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- ☆27Jan 16, 2022Updated 4 years ago
- EPICS CA Web Gateway☆18Oct 5, 2026Updated last week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆26Oct 8, 2019Updated 7 years ago
- FPGA and Digital ASIC Build System☆87Oct 1, 2026Updated last week
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- PIC32MX Open-Source Toolchain☆10Feb 17, 2024Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- OpenEXR and JPEG XR viewer for HDR10 Display☆14Apr 21, 2026Updated 5 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes☆13May 19, 2016Updated 10 years ago