experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
☆23Feb 17, 2026Updated 5 months ago
Alternatives and similar repositories for make_for_vivado
Users that are interested in make_for_vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 8, 2021Updated 5 years ago
- PMOD boards for ULX3S☆51Aug 24, 2023Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- ☆12Sep 26, 2021Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆23May 28, 2026Updated last month
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- VHDL functional blocks with their simulations and test sequences☆20Jul 3, 2026Updated 3 weeks ago
- ☆10Mar 18, 2020Updated 6 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys☆22Oct 20, 2023Updated 2 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆33Jan 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- Hardware Description from Technical Documentation☆15Jun 28, 2026Updated 3 weeks ago
- ☆26Aug 30, 2020Updated 5 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Neural networks in Theano (ABANDONED/DISCONTINUED) - see dagbldr for a continuation of this code with some new tricks☆18Feb 26, 2015Updated 11 years ago
- pcie datalink layer implementation in verilog/systemverilog☆15May 22, 2026Updated 2 months ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Wishbone controlled I2C controllers☆58Jul 15, 2026Updated last week
- lbuild: a generic, modular code generator in Python 3☆44Jun 30, 2026Updated 3 weeks ago
- EPICS CA Web Gateway☆17Jun 10, 2026Updated last month
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆18Jul 18, 2026Updated last week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- FPGA and Digital ASIC Build System☆84Jul 15, 2026Updated last week
- ☆26Oct 8, 2019Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- OpenEXR and JPEG XR viewer for HDR10 Display☆14Apr 21, 2026Updated 3 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes☆13May 19, 2016Updated 10 years ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- The OFS (Offline FileSystem or Ohm FileSystem) is a offline-layer which is (or should be) able to extend every filesystem with offline ca…☆16Oct 21, 2022Updated 3 years ago