analogdevicesinc / fpgahdl_xilinx
(RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC products
☆88Updated 6 years ago
Alternatives and similar repositories for fpgahdl_xilinx:
Users that are interested in fpgahdl_xilinx are comparing it to the libraries listed below
- Fully parametrizable combinatorial parallel LFSR/CRC module☆145Updated 2 weeks ago
- ☆110Updated last week
- Verilog digital signal processing components☆129Updated 2 years ago
- Verilog module for calculation of FFT.☆167Updated 12 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- ☆82Updated 7 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- An i2c master controller implemented in Verilog☆32Updated 7 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 9 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- I2C controller core☆39Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- Verilog UART☆146Updated 11 years ago
- Files used with hackster examples☆144Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆190Updated 6 years ago
- ☆28Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Verilog wishbone components☆113Updated last year