(RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC products
☆91Sep 12, 2018Updated 7 years ago
Alternatives and similar repositories for fpgahdl_xilinx
Users that are interested in fpgahdl_xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL libraries and projects☆1,900Updated this week
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 months ago
- MATLAB-based FIR filter design☆62Sep 6, 2024Updated last year
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Deprecated ADI fork ➡️ analogdevicesinc/u-boot☆18Mar 27, 2026Updated 3 weeks ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆80Feb 1, 2021Updated 5 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- This project aim is to use the Cypress CYUSB3KIT-003 EZ-USB FX3 SuperSpeed Explorer Kit to both program and communicate with a Xilinx Spa…☆31Aug 20, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆57Nov 29, 2018Updated 7 years ago
- ☆17Aug 18, 2020Updated 5 years ago
- FPGA-based AI for Super Mario Bros. Designed for an Altera DE2☆35May 13, 2013Updated 12 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Upstream focused ADI Buildroot fork. See analogdevicesinc/br2-external for ADI releases☆55Apr 2, 2026Updated 2 weeks ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Verilog wishbone components☆126Jan 5, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- Freecores website☆19Dec 22, 2016Updated 9 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆102Nov 20, 2025Updated 4 months ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- MATLAB bindings for libiio☆13Oct 29, 2019Updated 6 years ago
- FreeSRP Hardware☆22Jun 11, 2017Updated 8 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- Upstream eglibc + xilinx branches☆18Nov 7, 2013Updated 12 years ago