(RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC products
☆93Sep 12, 2018Updated 8 years ago
Alternatives and similar repositories for fpgahdl_xilinx
Users that are interested in fpgahdl_xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL libraries and projects☆2,018Updated this week
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- MATLAB-based FIR filter design☆64Sep 6, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆24Sep 23, 2015Updated 11 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- ☆20Oct 11, 2023Updated 2 years ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆83Feb 1, 2021Updated 5 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated this week
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- ☆17Aug 18, 2020Updated 6 years ago
- FPGA-based AI for Super Mario Bros. Designed for an Altera DE2☆35May 13, 2013Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 11 years ago
- Upstream focused ADI Buildroot tree (see analogdevicesinc/br2-external for ADI releases)☆60Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆32Nov 9, 2015Updated 10 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆105Jun 15, 2026Updated 3 months ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- MATLAB bindings for libiio☆13Oct 29, 2019Updated 6 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FreeSRP Hardware☆22Jun 11, 2017Updated 9 years ago
- Simple and Ideal Circuit Simulation☆13Dec 4, 2017Updated 8 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- This project aim is to use the Cypress CYUSB3KIT-003 EZ-USB FX3 SuperSpeed Explorer Kit to both program and communicate with a Xilinx Spa…☆34Aug 20, 2021Updated 5 years ago
- Modern Rapid Frontend Development☆12Dec 11, 2020Updated 5 years ago
- Upstream eglibc + xilinx branches☆19Nov 7, 2013Updated 12 years ago
- ☆26Oct 8, 2019Updated 6 years ago