analogdevicesinc / fpgahdl_xilinxLinks
(RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC products
☆89Updated 7 years ago
Alternatives and similar repositories for fpgahdl_xilinx
Users that are interested in fpgahdl_xilinx are comparing it to the libraries listed below
Sorting:
- Verilog module for calculation of FFT.☆190Updated 13 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆159Updated 9 months ago
- Demonstration of the AXI DMA engine on the ZedBoard☆54Updated 4 years ago
- Verilog digital signal processing components☆162Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆200Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆113Updated 9 months ago
- ☆89Updated 8 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆60Updated 7 months ago
- Files used with hackster examples☆148Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- SPI Slave for FPGA in Verilog and VHDL☆218Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆175Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Verilog based BCH encoder/decoder☆130Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆316Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- ☆32Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Ethernet 10GE MAC☆46Updated 11 years ago