Alternatives and similar repositories for fpgahdl_xilinx

Users that are interested in fpgahdl_xilinx are comparing it to the libraries listed below

• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• analogdevicesinc / hdl

  View on GitHub
  HDL libraries and projects
  ☆1,850Updated this week
• patocarr / axi-traffic-gen

  View on GitHub
  File editor for the Xilinx AXI Traffic Generator IP
  ☆17Nov 26, 2024Updated last year
• analogdevicesinc / u-boot-xlnx

  View on GitHub
  Deprecated ADI fork ➡️ analogdevicesinc/u-boot
  ☆18Nov 26, 2025Updated 2 months ago
• vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPS

  View on GitHub
  ☆19Oct 11, 2023Updated 2 years ago
• analogdevicesinc / ad936x-filter-wizard

  View on GitHub
  MATLAB-based FIR filter design
  ☆62Sep 6, 2024Updated last year
• CospanDesign / vivado-ip-cores

  View on GitHub
  IP Cores that can be used within Vivado
  ☆27May 18, 2021Updated 4 years ago
• jakubcabal / rmii-firewall-fpga

  View on GitHub
  RMII Firewall FPGA
  ☆25Dec 2, 2019Updated 6 years ago
• Xilinx / SDFEC-PYNQ

  View on GitHub
  A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
  ☆13Jun 29, 2022Updated 3 years ago
• r2t2sdr / r2t2

  View on GitHub
  SDR-Transceiver
  ☆10Dec 30, 2019Updated 6 years ago
• FPGALibre / fpgacores

  View on GitHub
  IP cores for the FPGA Libre project
  ☆12Aug 7, 2017Updated 8 years ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• Hoernchen / Epiphany

  View on GitHub
  the actual epiphany backend
  ☆20May 18, 2013Updated 12 years ago
• crboth / AWGN_Generator

  View on GitHub
  FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method
  ☆11Oct 7, 2016Updated 9 years ago
• xesscorp / StickIt

  View on GitHub
  StickIt! board and modules that support the XuLA FPGA board.
  ☆21Dec 2, 2015Updated 10 years ago
• ArchC / SystemC

  View on GitHub
  Accellera SystemC Releases and Patches
  ☆12Feb 3, 2018Updated 8 years ago
• jlublin / xvcd_server

  View on GitHub
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Dec 20, 2013Updated 12 years ago
• lewiz-support / LMAC_CORE1

  View on GitHub
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Apr 3, 2023Updated 2 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• mithro / pmod-hdmi

  View on GitHub
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Apr 5, 2018Updated 7 years ago
• huaweicloud / huaweicloud-fpga

  View on GitHub
  The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.
  ☆56Nov 29, 2018Updated 7 years ago
• analogdevicesinc / MathWorks_tools

  View on GitHub
  Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products
  ☆78Feb 1, 2021Updated 5 years ago
• jianyicheng / HLS-benchmarks

  View on GitHub
  Benchmarks for High-Level Synthesis
  ☆10Mar 17, 2023Updated 2 years ago
• alexforencich / verilog-wishbone

  View on GitHub
  Verilog wishbone components
  ☆124Jan 5, 2024Updated 2 years ago
• chinkwo / FPGA-multiboot

  View on GitHub
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆13May 17, 2018Updated 7 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Nov 9, 2015Updated 10 years ago
• bluecmd / wb-axi

  View on GitHub
  Wishbone <-> AXI converters
  ☆13Jun 1, 2015Updated 10 years ago
• os-fpga / IP_Catalog

  View on GitHub
  IP Catalog for Raptor.
  ☆17Dec 6, 2024Updated last year
• analogdevicesinc / TransceiverToolbox

  View on GitHub
  MATLAB toolbox for ADI transceiver products
  ☆64Jan 12, 2026Updated last month
• GOOD-Stuff / FPGA-SPI-Flash

  View on GitHub
  Various projects of SPI loader module for xilinx fpga
  ☆33Jul 20, 2020Updated 5 years ago
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• esnet / esnet-fpga-library

  View on GitHub
  ESnet general-purpose FPGA design library.
  ☆14Jan 20, 2026Updated 3 weeks ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 7 years ago
• oscimp / fpga_ip

  View on GitHub
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Dec 3, 2025Updated 2 months ago
• crboth / LDPC_Decoder

  View on GitHub
  Low Density Parity Check Decoder
  ☆18Sep 12, 2016Updated 9 years ago
• CoreyChen922 / sata3_host_controller

  View on GitHub
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆76Jun 2, 2024Updated last year
• Digilent / vivado-hierarchies

  View on GitHub
  ☆16Aug 18, 2020Updated 5 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 5 months ago
• qxdn / 16QAM

  View on GitHub
  16QAM modulation and demodulation by Verilog
  ☆21Jan 4, 2021Updated 5 years ago