Design and Verification of a Complete Application Specific Integrated Circuit
☆12Nov 21, 2016Updated 9 years ago
Alternatives and similar repositories for Chip-Design
Users that are interested in Chip-Design are comparing it to the libraries listed below
Sorting:
- Reverse engineering the Fanimation FanSync protocol / cloud configuration☆11Sep 15, 2023Updated 2 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- [Deprecated] Unity Chroma Plugin for the Chroma REST API☆10Apr 21, 2023Updated 2 years ago
- Polar encoding & decoding☆13Sep 17, 2019Updated 6 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Linux kernel branches for confidential compute research☆20Mar 31, 2025Updated 11 months ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago
- Polar Codes MatLab☆21Aug 3, 2017Updated 8 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- ☆15Dec 12, 2023Updated 2 years ago
- ☆15May 30, 2023Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆19Aug 28, 2025Updated 6 months ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- ☆12Mar 15, 2017Updated 8 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- A version of Griffin used to provide program traces☆15Sep 2, 2020Updated 5 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 3 months ago
- Polar Codes Implementation on Vhdl☆15Jun 4, 2016Updated 9 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Mar 2, 2023Updated 2 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆17Oct 11, 2021Updated 4 years ago
- ☆20Jun 22, 2025Updated 8 months ago
- fpga co-processor for faster SWD programming☆17Sep 16, 2017Updated 8 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- ☆19Oct 28, 2024Updated last year
- ☆19Jun 1, 2023Updated 2 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Jul 4, 2024Updated last year
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- A weather forecaster based on the Zambretti algorithm using a 2.9" e-paper display☆23Aug 22, 2020Updated 5 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Source code for the paper: "Low-Precision Neural Network Decoding of Polar Codes"☆20Jan 25, 2022Updated 4 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 7 years ago