This is the repository for a verilog implementation of a lzrw1 compression core
☆19Dec 8, 2017Updated 8 years ago
Alternatives and similar repositories for lzrw1-compression-core
Users that are interested in lzrw1-compression-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 2 weeks ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- ☆20Aug 2, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆12Sep 7, 2024Updated last year
- ☆11Jan 21, 2019Updated 7 years ago
- Firmware / software / Verilog for the Photon camera☆16Mar 20, 2026Updated 3 months ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆61Mar 22, 2023Updated 3 years ago
- 6800% faster "os" module replacement. A drop-in replacement for Python's standard 'OS' module. Fully-rewritten, optimized, and speeded-up…☆18Feb 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Dec 9, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Simultaneous Localisation and Mapping using random dot markers for AR applications☆11Jan 18, 2018Updated 8 years ago
- 3D rendering test☆68Mar 19, 2019Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- An untyped lambda calculus machine designed in FPGA.☆15Sep 22, 2018Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Jun 24, 2026Updated last week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆64May 2, 2019Updated 7 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Lab assignment on indoor localization for CAN405☆14Nov 29, 2022Updated 3 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 6 months ago
- This is a demo for still image compression application☆15Apr 14, 2018Updated 8 years ago
- Verilog hardware abstraction library☆54Jun 26, 2026Updated last week
- Source code and documentation of a specialized computer assisted synthesis planning (CASP) tool used for the deconstruction of ring syste…☆13May 25, 2020Updated 6 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 8 years ago