pbridd / lzrw1-compression-coreLinks
This is the repository for a verilog implementation of a lzrw1 compression core
☆18Updated 7 years ago
Alternatives and similar repositories for lzrw1-compression-core
Users that are interested in lzrw1-compression-core are comparing it to the libraries listed below
Sorting:
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 6 months ago
- Generic AXI master stub☆19Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- ☆36Updated 5 years ago
- Advanced Debug Interface☆15Updated 7 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- ☆30Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- ☆40Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago