This is the repository for a verilog implementation of a lzrw1 compression core
☆19Dec 8, 2017Updated 8 years ago
Alternatives and similar repositories for lzrw1-compression-core
Users that are interested in lzrw1-compression-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Aug 2, 2025Updated last year
- am_fft.h - A single-header library for power-of-two sized 1D and 2D FFTs☆31Feb 5, 2018Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- Firmware / software / Verilog for the Photon camera☆18Jul 12, 2026Updated last month
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆62Mar 22, 2023Updated 3 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 4 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆29Jun 8, 2018Updated 8 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- ☆16Aug 26, 2025Updated 11 months ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆64May 2, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆74Jul 7, 2026Updated last month
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago