pbridd / lzrw1-compression-coreView external linksLinks
This is the repository for a verilog implementation of a lzrw1 compression core
☆19Dec 8, 2017Updated 8 years ago
Alternatives and similar repositories for lzrw1-compression-core
Users that are interested in lzrw1-compression-core are comparing it to the libraries listed below
Sorting:
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated 10 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated last year
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Firmware / software / Verilog for the Photon camera☆14Dec 5, 2025Updated 2 months ago
- ☆21Dec 9, 2018Updated 7 years ago
- An untyped lambda calculus machine designed in FPGA.☆15Sep 22, 2018Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- 3D rendering test☆68Mar 19, 2019Updated 6 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆20Aug 2, 2025Updated 6 months ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Feb 20, 2017Updated 8 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆52Mar 22, 2023Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- ☆29Feb 20, 2024Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- FreeRTOS for RISC-V☆27Jan 30, 2019Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- Self-trained Large Language Models based on Meta LLaMa☆29Aug 11, 2023Updated 2 years ago