This is the repository for a verilog implementation of a lzrw1 compression core
☆20Dec 8, 2017Updated 8 years ago
Alternatives and similar repositories for lzrw1-compression-core
Users that are interested in lzrw1-compression-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Bitstream Embedded RAM Transfusion☆11Aug 4, 2021Updated 5 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Digital System Design and Generation - System Verilog Projects☆10Apr 27, 2016Updated 10 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- am_fft.h - A single-header library for power-of-two sized 1D and 2D FFTs☆31Feb 5, 2018Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- Display Stream Compression 1.2a☆18Oct 18, 2023Updated 3 years ago
- ☆20Aug 2, 2025Updated last year
- ☆29Updated this week
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- PDM bitstream FIR filter☆10Feb 16, 2017Updated 9 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- Octave/MATLAB code for generating compensation FIR coefficients☆14Sep 7, 2015Updated 11 years ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- 中国科学技术大学数字电路实验入门指南，2022年由马子睿助教创建。本仓库旨在让各位后续助教能够不断对其进行迭代☆13Oct 10, 2025Updated last year
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆13Sep 7, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year