fpgasystems / CentaurLinks
Centaur, a framework for hybrid CPU-FPGA databases
☆27Updated 8 years ago
Alternatives and similar repositories for Centaur
Users that are interested in Centaur are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆63Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- ☆24Updated 4 years ago
- corundum work on vu13p☆19Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- ☆59Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆26Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- ☆15Updated 3 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago