fpgasystems / Centaur
Centaur, a framework for hybrid CPU-FPGA databases
☆27Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for Centaur
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆21Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- SoCRocket - Core Repository☆33Updated 7 years ago
- ☆22Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆14Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆72Updated 2 years ago
- ☆48Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- ☆67Updated 10 years ago
- ☆24Updated 9 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- ☆42Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year