Centaur, a framework for hybrid CPU-FPGA databases
☆28May 2, 2017Updated 9 years ago
Alternatives and similar repositories for Centaur
Users that are interested in Centaur are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- doppioDB - A hardware accelerated database☆52May 2, 2017Updated 9 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- ☆15Feb 25, 2017Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- internship☆10Sep 1, 2017Updated 8 years ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- A platform for emulating Virtio devices with FPGAs☆27Mar 31, 2021Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- SoCRocket - Core Repository☆39Mar 6, 2017Updated 9 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆943Jul 14, 2026Updated last week
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- ☆22Jul 28, 2016Updated 9 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆23May 16, 2023Updated 3 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆57Nov 29, 2018Updated 7 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- ☆67May 6, 2020Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago