fpgasystems / Centaur
Centaur, a framework for hybrid CPU-FPGA databases
☆27Updated 7 years ago
Alternatives and similar repositories for Centaur:
Users that are interested in Centaur are comparing it to the libraries listed below
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Distributed Accelerator OS☆63Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- ☆22Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆46Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- corundum work on vu13p☆18Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 6 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆53Updated 4 years ago
- ☆15Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆45Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- Project repo for the POSH on-chip network generator☆44Updated last year