fpgasystems / Centaur
Centaur, a framework for hybrid CPU-FPGA databases
☆27Updated 7 years ago
Alternatives and similar repositories for Centaur:
Users that are interested in Centaur are comparing it to the libraries listed below
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- Distributed Accelerator OS☆63Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆46Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 8 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆23Updated 3 years ago
- ☆53Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- Ethernet switch implementation written in Verilog☆45Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- ☆14Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago