Centaur, a framework for hybrid CPU-FPGA databases
☆28May 2, 2017Updated 9 years ago
Alternatives and similar repositories for Centaur
Users that are interested in Centaur are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- ☆15Feb 25, 2017Updated 9 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- internship☆10Sep 1, 2017Updated 9 years ago
- Open Programmable Acceleration Engine☆269Jul 10, 2026Updated 3 months ago
- ☆15Jun 22, 2022Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- ☆21Jan 31, 2026Updated 8 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- A platform for emulating Virtio devices with FPGAs☆29Mar 31, 2021Updated 5 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 5 years ago
- SoCRocket - Core Repository☆41Mar 6, 2017Updated 9 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- ☆22Jul 28, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A kernel-level NVM emulator on bare-metal x86☆10Mar 22, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- NVMe-oF for Windows.