fpgasystems / CentaurLinks
Centaur, a framework for hybrid CPU-FPGA databases
☆28Updated 8 years ago
Alternatives and similar repositories for Centaur
Users that are interested in Centaur are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Updated 5 years ago
- ☆74Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆74Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- ☆15Updated 3 years ago
- Verilog Content Addressable Memory Module☆115Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 8 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆44Updated 11 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- PCI Express controller model☆71Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- ☆29Updated last year
- Virtio implementation in SystemVerilog☆48Updated 8 years ago