fpgasystems / CentaurLinks
Centaur, a framework for hybrid CPU-FPGA databases
☆27Updated 8 years ago
Alternatives and similar repositories for Centaur
Users that are interested in Centaur are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆63Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆59Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ☆15Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆80Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated last month
- Verilog PCI express components☆23Updated 2 years ago
- corundum work on vu13p☆19Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆39Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆62Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆77Updated 10 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- ☆16Updated 3 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago