fpgasystems / CentaurLinks
Centaur, a framework for hybrid CPU-FPGA databases
☆27Updated 8 years ago
Alternatives and similar repositories for Centaur
Users that are interested in Centaur are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆20Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆58Updated 4 years ago
- ☆15Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆23Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago