ubimust / Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge
Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.
☆17Updated 6 years ago
Alternatives and similar repositories for Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge:
Users that are interested in Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge are comparing it to the libraries listed below
- ☆44Updated 3 years ago
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Updated 3 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆96Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 4 years ago
- The FCUDA CUDA-to-RTL compiler☆18Updated 8 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated last year
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆45Updated 4 years ago
- ☆18Updated 5 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 2 years ago
- Various projects of SPI loader module for xilinx fpga☆28Updated 4 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- Tutorials on HLS Design☆51Updated 5 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- ☆58Updated 3 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- ☆42Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 6 months ago
- ☆44Updated 4 years ago