Alternatives and similar repositories for Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge:

Users that are interested in Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge are comparing it to the libraries listed below

• ubimust / ETHMiner-OpenCL-FPGA-Mining-OpenCL-Accelerators-Xilinx-Alveo-U200-Serie
  OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards
  ☆32Updated 5 years ago
• Xilinx / blockchainacceleration
  ☆44Updated 3 years ago
• mkhaled87 / ethminer_fpga
  A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).
  ☆43Updated 3 years ago
• Ed-Yang / xilinx-ethash
  Run ethash opencl kernel on Xilinx's Alveo U50
  ☆17Updated 3 years ago
• mih0 / FPGA_Mining_AWS
  Example verilog / miner for crypto mining using AWS F1 instances
  ☆29Updated 6 years ago
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆18Updated 8 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆10Updated 3 years ago
• KULeuven-COSIC / CryptoNightHaven-FPGA-miner
  Mining CryptoNight Haven on the Varium C1100
  ☆10Updated 2 years ago
• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆95Updated 11 years ago
• Maetti79 / ethminer
  Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)
  ☆40Updated 3 years ago
• GOOD-Stuff / FPGA-SPI-Flash
  Various projects of SPI loader module for xilinx fpga
  ☆26Updated 4 years ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 6 years ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆77Updated 6 years ago
• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆35Updated 11 months ago
• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆30Updated last year
• fastmachinelearning / example-models
  ☆18Updated last month
• aliyun / alibabacloud-fpga
  ☆17Updated 5 years ago
• doctor3w / HLS-Cryptography-Accelerator
  A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
  ☆16Updated 6 years ago
• cornell-zhang / facedetect-fpga
  ☆45Updated 4 years ago
• diogofferreira / fpga-miner
  A simplified version of an FPGA bitcoin miner
  ☆52Updated 5 years ago
• Goshik92 / SHA256Hasher
  SHA-256 IP core for ZedBoard (Zynq SoC)
  ☆30Updated 6 years ago
• zslwyuan / Hi-DMM
  Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)
  ☆25Updated 6 years ago
• 0x2fed / FPGA-GroestlCoin-Miner
  An Open Source FPGA GroestlCoin Miner
  ☆10Updated 6 years ago
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆62Updated 6 years ago
• ATaylorCEngFIET / Building-Accelerated-Applications-with-Vitis
  Support material for the Building Accelerated Applications with Vitis webinar series
  ☆16Updated 4 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆84Updated 2 years ago
• FelixWinterstein / LEAP-HLS
  Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
  ☆12Updated 8 years ago
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆48Updated 8 years ago
• SCLUO / ITRI-OpenDLA
  OpenDLA for trying the demo and FPGA solution
  ☆16Updated 2 years ago
• stiggy87 / ZynqBTC
  A Bitcoin miner for the Zynq chip utilizing the Zedboard.
  ☆105Updated last year