Alternatives and similar repositories for Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge

Users that are interested in Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge are comparing it to the libraries listed below

• Xilinx / blockchainacceleration
  ☆44Updated 4 years ago
• ubimust / ETHMiner-OpenCL-FPGA-Mining-OpenCL-Accelerators-Xilinx-Alveo-U200-Serie
  OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards
  ☆32Updated 6 years ago
• mih0 / FPGA_Mining_AWS
  Example verilog / miner for crypto mining using AWS F1 instances
  ☆30Updated 7 years ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆83Updated 7 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆11Updated 4 years ago
• mkhaled87 / ethminer_fpga
  A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).
  ☆43Updated 4 years ago
• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆99Updated 12 years ago
• GOOD-Stuff / FPGA-SPI-Flash
  Various projects of SPI loader module for xilinx fpga
  ☆33Updated 5 years ago
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆20Updated 9 years ago
• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆39Updated last year
• 0x2fed / FPGA-GroestlCoin-Miner
  An Open Source FPGA GroestlCoin Miner
  ☆10Updated 7 years ago
• Maetti79 / ethminer
  Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)
  ☆41Updated 4 years ago
• Goshik92 / SHA256Hasher
  SHA-256 IP core for ZedBoard (Zynq SoC)
  ☆31Updated 7 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• Ed-Yang / xilinx-ethash
  Run ethash opencl kernel on Xilinx's Alveo U50
  ☆17Updated 4 years ago
• aliyun / alibabacloud-fpga
  ☆19Updated 6 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆15Updated 7 years ago
• diogofferreira / fpga-miner
  A simplified version of an FPGA bitcoin miner
  ☆53Updated 6 years ago
• aeonstasis / sssp-fpga
  Single-source shortest paths accelerated with AWS F1 FPGA
  ☆14Updated 7 years ago
• fpgasystems / Centaur
  Centaur, a framework for hybrid CPU-FPGA databases
  ☆27Updated 8 years ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆50Updated 9 years ago
• riscv-software-src / riscv-isac
  ☆33Updated last year
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆90Updated 6 years ago
• Xilinx / xup_compute_acceleration
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Updated last year
• secworks / sha512
  Verilog implementation of the SHA-512 hash function.
  ☆42Updated 8 months ago
• rkharris12 / fpga_bitcoin_miner
  ☆68Updated 3 years ago
• txstate-pcarch-blue / CPU
  CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.
  ☆21Updated 7 years ago
• altASIC / Open-CryptoNight-ASIC
  Open source hardware implementation of classic CryptoNight
  ☆38Updated 2 years ago