ubimust / Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge
Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.
☆17Updated 5 years ago
Related projects: ⓘ
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Updated 3 years ago
- ☆43Updated 3 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆73Updated 6 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆41Updated 3 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆34Updated 7 months ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- The FCUDA CUDA-to-RTL compiler☆17Updated 8 years ago
- ☆48Updated 2 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆25Updated 4 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆100Updated last year
- An open source FPGA miner for Blakecoin☆50Updated 9 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 5 years ago
- A simplified version of an FPGA bitcoin miner☆48Updated 5 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 4 years ago
- Releases for the NextJTAG tool☆23Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆29Updated last year
- ☆16Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆100Updated 5 years ago
- ☆13Updated 4 years ago
- Zcash FPGA acceleration engine☆117Updated 4 years ago