ubimust / Alveo-U200-U250-U280-Mining-Operations-Mandatory-KnowledgeLinks
Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.
☆17Updated 6 years ago
Alternatives and similar repositories for Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge
Users that are interested in Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge are comparing it to the libraries listed below
Sorting:
- ☆44Updated 4 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 4 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- A platform for emulating Virtio devices with FPGAs☆26Updated 4 years ago
- Design for using Ethernet on the ZCU102 development board☆15Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last year
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Updated 4 years ago
- Ethernet switch implementation written in Verilog☆57Updated 2 years ago
- TCP Offload Engine☆77Updated 8 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Updated 9 years ago