sunzhengyuan / auto_simulateLinks
Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
☆12Updated 6 years ago
Alternatives and similar repositories for auto_simulate
Users that are interested in auto_simulate are comparing it to the libraries listed below
Sorting:
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆20Updated 2 years ago
- ☆14Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆12Updated 9 years ago
- ☆15Updated 3 years ago
- UVM examples☆11Updated 10 years ago
- ☆36Updated 10 years ago
- ☆16Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计☆11Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- ☆11Updated 9 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆17Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- This is a code repo for previous projects in Digital Design & Verification☆17Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- Verification IP for UART protocol☆19Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year