sunzhengyuan / auto_simulateView external linksLinks
Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
☆12Aug 8, 2019Updated 6 years ago
Alternatives and similar repositories for auto_simulate
Users that are interested in auto_simulate are comparing it to the libraries listed below
Sorting:
- ☆11May 31, 2016Updated 9 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- ☆21May 18, 2018Updated 7 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- ☆10May 26, 2023Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- 电子设计竞赛☆15Dec 4, 2021Updated 4 years ago
- Arduino sketch to control the servos of an RC ornithopter.☆14Apr 26, 2023Updated 2 years ago
- 基于乐鑫 ESP32/ESP32-S2/S3 开发的小型无人机解决方案、基于北京理工大学自动化学院OLDX多旋翼开发平台（OLDX-FC）、基于正点原子ATK-F405☆21Apr 22, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Wireless Industrial Condition Monitoring solution☆14Jan 17, 2025Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆14Jun 30, 2019Updated 6 years ago