Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
☆12Aug 8, 2019Updated 6 years ago
Alternatives and similar repositories for auto_simulate
Users that are interested in auto_simulate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 31, 2016Updated 10 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- ☆22May 18, 2018Updated 8 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 4 years ago
- ☆16Jul 15, 2026Updated last week
- uvm auto generator☆23Aug 27, 2018Updated 7 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- ☆17Nov 29, 2019Updated 6 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- CC-Cam: A diffuser camera based on Pynq-Z2☆20Oct 7, 2020Updated 5 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆18Nov 23, 2019Updated 6 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆19Jan 31, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Acceleration for an s-curve shaped speed☆12Jun 19, 2024Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆50Jun 19, 2020Updated 6 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- An FPGA implementation of a digital storage oscilloscope.☆28Apr 20, 2017Updated 9 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- One-Shot Object Appearance Learning using Spiking Neural Networks☆23Jun 10, 2019Updated 7 years ago
- 仿生扑翼机☆13Sep 23, 2020Updated 5 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- ☆18Jan 5, 2015Updated 11 years ago
- 电子科技大学毕业论文LaTeX模板，xelatex版本☆25Mar 6, 2018Updated 8 years ago
- FPGA based motion controller for RepRap style 3D printers☆16May 6, 2013Updated 13 years ago
- A platform for emulating Virtio devices with FPGAs☆28Mar 31, 2021Updated 5 years ago
- ☆31Feb 20, 2014Updated 12 years ago
- The `hp2xx' program is a versatile tool to convert vector-oriented graphics data given in Hewlett-Packard's HP-GL plotter language into a…☆18Feb 1, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A multi-board Extended Kalman Filter (EKF)☆33Sep 23, 2018Updated 7 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 6 years ago
- A python client for the Beckhoff Twincat AMS/ADS protocoll☆20Mar 4, 2015Updated 11 years ago
- This repo contains all the code that will be referred at https://scriptdotsh.com by Paranoid Ninja☆47Jul 21, 2020Updated 6 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago
- A pure javascript binary bitmap image file.bmp creator, you can input an pixel data array or a canvas like object and get uint8array file…☆40Sep 16, 2024Updated last year