sunzhengyuan / auto_simulate
Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
☆12Updated 5 years ago
Alternatives and similar repositories for auto_simulate:
Users that are interested in auto_simulate are comparing it to the libraries listed below
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- ☆14Updated 5 years ago
- ☆18Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- ☆16Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆11Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- ☆12Updated 9 years ago
- ☆14Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Verification IP for UART protocol☆16Updated 4 years ago
- UVM examples☆10Updated 9 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- General Purpose I/O agent written in UVM☆15Updated 7 years ago
- ☆25Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆18Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆15Updated 5 years ago
- UVM Clock and Reset Agent☆13Updated 7 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- ☆21Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago