FOS - FPGA Operating System
☆74Oct 22, 2020Updated 5 years ago
Alternatives and similar repositories for fos
Users that are interested in fos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Aug 21, 2019Updated 7 years ago
- ☆26Mar 27, 2020Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- A real-time ray tracer in Java, accelerated on heterogeneous hardware using TornadoVM☆12Sep 10, 2026Updated last week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Sep 7, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 6 years ago
- An extension to Llama2.java implementation accelerated with GPUs, using TornadoVM☆27Aug 1, 2024Updated 2 years ago
- Parallel Bytecode Interpreter For Heterogeneous Hardware☆15Aug 27, 2021Updated 5 years ago
- 🎥 A Java implementation of Kinect Fusion running on Tornado VM.☆28Sep 10, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Prototype for a SPIR-V assembler and dissasembler. It provides a composable Java interface for generating SPIR-V code at runtime.☆16Oct 31, 2025Updated 10 months ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆13Jun 20, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Benchmarks, data and scripts for comparing Leyden with Graal Native Image☆34May 22, 2025Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A simulation platform for managed applications based on Maxine VM and ZSim☆11Jun 19, 2017Updated 9 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- ☆22Dec 27, 2024Updated last year
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- High-performance and modular quantum simulator in Java☆18Jun 12, 2023Updated 3 years ago
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 7 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Docker build scripts for TornadoVM on GPUs: https://github.com/beehive-lab/TornadoVM☆32Sep 10, 2026Updated last week
- ☆35Jan 21, 2021Updated 5 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆116Apr 27, 2026Updated 4 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Jul 2, 2026Updated 2 months ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago