FPGA-Research / fosLinks
FOS - FPGA Operating System
☆68Updated 4 years ago
Alternatives and similar repositories for fos
Users that are interested in fos are comparing it to the libraries listed below
Sorting:
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- FuseSoC standard core library☆139Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- ☆69Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- Next generation CGRA generator☆111Updated last week
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- ☆32Updated 4 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆97Updated 3 weeks ago
- ☆87Updated 2 years ago
- ☆58Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago