FPGA-Research / fosLinks
FOS - FPGA Operating System
☆73Updated 5 years ago
Alternatives and similar repositories for fos
Users that are interested in fos are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ☆69Updated 3 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- SpinalHDL Hardware Math Library☆93Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- ☆43Updated 3 years ago
- Avnet Board Definition Files☆135Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Fabric generator and CAD tools.☆197Updated last week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆68Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago