Generates Makefiles to synthesize, place, and route verilog using Vivado
☆101May 24, 2022Updated 4 years ago
Alternatives and similar repositories for fpgamake
Users that are interested in fpgamake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆38May 25, 2022Updated 4 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 3 years ago
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vivado build system☆70Aug 7, 2026Updated 2 months ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 9 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆43Feb 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Development and verification environment for the mor1kx core☆12Dec 29, 2014Updated 11 years ago
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 3 years ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆203Oct 9, 2018Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- Xilinx Tcl Store☆379Oct 27, 2026Updated last week