cambridgehackers / fpgamake

Related projects: ⓘ

• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆106Updated 8 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆105Updated last month
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆167Updated 8 months ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆94Updated 3 years ago
• Digilent / digilent-vivado-scripts
  ☆62Updated 2 months ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆90Updated last year
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆82Updated 3 years ago
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆80Updated 3 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆75Updated 4 years ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆100Updated 10 months ago
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual host model for verilog
  ☆75Updated 3 weeks ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆65Updated 5 months ago
• slaclab / ruckus
  Vivado build system
  ☆68Updated last week
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆39Updated 6 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• fpgadeveloper / microzed-axi-dma
  Demonstration of the AXI DMA engine on the MicroZed
  ☆26Updated 3 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆59Updated last week
• TerosTechnology / terosHDL
  ☆143Updated this week
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆134Updated last year
• cjdrake / AES
  Advanced Encryption Standard (AES) SystemVerilog Core
  ☆34Updated 6 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆113Updated 8 years ago
• fpgadeveloper / zedboard-axi-dma
  Demonstration of the AXI DMA engine on the ZedBoard
  ☆50Updated 3 years ago
• swetland / zynq-sandbox
  a playground for xilinx zynq fpga experiments
  ☆48Updated 5 years ago
• pieter3d / simview
  ☆76Updated 6 months ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆122Updated 3 months ago
• antmicro / cocotb-verilator-build
  ☆25Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆37Updated 4 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆94Updated last year
• olofk / fifo
  Generic FIFO implementation with optional FWFT
  ☆53Updated 4 years ago