Generates Makefiles to synthesize, place, and route verilog using Vivado
☆100May 24, 2022Updated 4 years ago
Alternatives and similar repositories for fpgamake
Users that are interested in fpgamake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37May 25, 2022Updated 4 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 6 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆24Jun 8, 2026Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated last month
- Vivado build system☆70Dec 8, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- ☆26Feb 8, 2022Updated 4 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Xilinx Tcl Store☆374Jun 2, 2026Updated last week
- Architect's workbench☆10May 5, 2016Updated 10 years ago
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- ☆142Feb 16, 2026Updated 3 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆202Oct 9, 2018Updated 7 years ago