cambridgehackers / fpgamakeLinks
Generates Makefiles to synthesize, place, and route verilog using Vivado
☆97Updated 3 years ago
Alternatives and similar repositories for fpgamake
Users that are interested in fpgamake are comparing it to the libraries listed below
Sorting:
- Verilog wishbone components☆119Updated last year
- Python tools for Vivado Projects☆72Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- FuseSoC standard core library☆147Updated 5 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- Python-based IP-XACT parser☆138Updated last year
- Yet Another RISC-V Implementation☆98Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- Altera Advanced Synthesis Cookbook 11.0☆108Updated 2 years ago
- FPGA and Digital ASIC Build System☆78Updated 2 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- ☆137Updated 10 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- ☆69Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated last month
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Vivado build system☆69Updated 10 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated this week
- SystemVerilog synthesis tool☆216Updated 7 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 7 months ago