Generates Makefiles to synthesize, place, and route verilog using Vivado
☆97May 24, 2022Updated 3 years ago
Alternatives and similar repositories for fpgamake
Users that are interested in fpgamake are comparing it to the libraries listed below
Sorting:
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37May 25, 2022Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)☆16Jul 4, 2019Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last week
- ☆10Dec 18, 2017Updated 8 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆107Nov 14, 2018Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- ☆140Feb 16, 2026Updated 2 weeks ago
- spi memory controller☆23Jan 5, 2017Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- QSPI flash support for Xilinx's Zynq devices☆27Jul 28, 2020Updated 5 years ago
- ChipTools is a utility to automate FPGA build and verification☆25Oct 22, 2021Updated 4 years ago