cambridgehackers / fpgamake
Generates Makefiles to synthesize, place, and route verilog using Vivado
☆94Updated 2 years ago
Alternatives and similar repositories for fpgamake:
Users that are interested in fpgamake are comparing it to the libraries listed below
- Verilog wishbone components☆113Updated last year
- A utility for Composing FPGA designs from Peripherals☆170Updated last month
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- FuseSoC standard core library☆125Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- Extensible FPGA control platform☆56Updated last year
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆51Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆99Updated 3 years ago
- ☆109Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆142Updated 2 years ago
- ☆26Updated last year
- Yet Another RISC-V Implementation☆86Updated 4 months ago
- PCI express simulation framework for Cocotb☆146Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆89Updated last month
- Verilog digital signal processing components☆125Updated 2 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆107Updated last year
- Python tools for Vivado Projects☆73Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 4 months ago
- Doxygen with verilog support☆37Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆98Updated last year
- ☆127Updated last month
- FPGA and Digital ASIC Build System☆72Updated this week
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 8 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- Vivado build system☆66Updated last month
- Fabric generator and CAD tools☆156Updated this week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago