fpgasystems / DecisionTrees
Decision Trees Inference
☆14Updated 6 years ago
Alternatives and similar repositories for DecisionTrees:
Users that are interested in DecisionTrees are comparing it to the libraries listed below
- ☆17Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆13Updated 4 years ago
- ☆19Updated 6 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- ☆15Updated 8 years ago
- ☆29Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆19Updated 4 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆12Updated 2 years ago
- Extensible FPGA control platform☆55Updated last year
- ZC RISCV CORE☆13Updated 5 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆12Updated 4 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Wrapper for ETH Ariane Core☆19Updated 5 months ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- ☆10Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆57Updated 2 years ago