fpgasystems / DecisionTrees

Related projects ⓘ

Alternatives and complementary repositories for DecisionTrees

• FelixWinterstein / FPGA-shared-mem
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆17Updated 6 years ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 5 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• UofT-HPRC / fpga-bpf
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆45Updated 3 years ago
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆17Updated last year
• giuseppedongiovanni / nvme_comp_storage
  Computational Storage Device based on the open source project OpenSSD.
  ☆18Updated 4 years ago
• maltevesper / JetStream-driver
  ☆15Updated 8 years ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆18Updated last year
• pulp-platform / hci
  Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
  ☆12Updated 3 months ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 2 months ago
• fpgasystems / Centaur
  Centaur, a framework for hybrid CPU-FPGA databases
  ☆27Updated 7 years ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆64Updated 6 years ago
• hukenovs / fp23fftk
  Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
  ☆55Updated 2 years ago
• Xilinx / Alveo-PYNQ
  Introductory examples for using PYNQ with Alveo
  ☆48Updated last year
• twaclaw / matmult
  A floating-point matrix multiplication implemented in hardware
  ☆29Updated 3 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆19Updated last month
• fpgasystems / davos
  Distributed Accelerator OS
  ☆60Updated 2 years ago
• FPGA-Research-Manchester / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆14Updated 5 years ago
• strezh / XPDMA
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆45Updated last year
• kkiningh / cs231n-project
  CNN accelerator
  ☆26Updated 7 years ago
• FPGA-Networking / HyperParser
  ☆29Updated 2 years ago
• flasonil / Serial-Multiplier
  16 bit serial multiplier in SystemVerilog
  ☆12Updated 6 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆37Updated 2 years ago
• CospanDesign / python-pci
  Python interface to PCIE
  ☆38Updated 6 years ago
• iammituraj / FIFOs
  Register-based and RAM-based FIFOs designed in Verilog/System Verilog.
  ☆14Updated 3 months ago
• fpgasystems / erbium
  Business Rule Engine Hardware Accelerator
  ☆13Updated 4 years ago
• StanfordVLSI / Genesis2
  A home for Genesis2 sources.
  ☆38Updated 3 years ago
• JennySmith888 / 100GBE-PYNQ
  ☆18Updated 3 years ago