fpgasystems / DecisionTreesLinks
Decision Trees Inference
☆14Updated 7 years ago
Alternatives and similar repositories for DecisionTrees
Users that are interested in DecisionTrees are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- SmartNIC☆14Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- ☆19Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Verilog PCI express components☆23Updated 2 years ago
- ☆26Updated 8 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- ☆14Updated 9 years ago
- Computational Storage Device based on the open source project OpenSSD.☆26Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- corundum work on vu13p☆19Updated last year
- ☆21Updated 9 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- LowRISC port to Zedboard☆13Updated 8 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 10 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago