fpgasystems / DecisionTreesLinks
Decision Trees Inference
☆14Updated 7 years ago
Alternatives and similar repositories for DecisionTrees
Users that are interested in DecisionTrees are comparing it to the libraries listed below
Sorting:
- SmartNIC☆14Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆14Updated 9 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- corundum work on vu13p☆23Updated 2 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- Verilog PCI express components☆24Updated 2 years ago
- Pulp virtual platform☆24Updated 4 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- ☆20Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆21Updated 9 years ago
- ☆35Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆19Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago