OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verification component with error handling for parity, stop, and break errors.
☆13Updated this week
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- OSVVM Documentation☆36Updated this week
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆12May 21, 2024Updated last year
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆76Updated this week
- VHDL related news.☆27Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated this week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- ☆11Oct 10, 2018Updated 7 years ago
- Simple Telegram Bot written on FORTRAN for generating LaTeX pictures in private messages and inline mode☆10Jan 26, 2019Updated 7 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- Standalone client for proxies of Opera VPN. Android Wrapper☆30Feb 21, 2026Updated last week
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago