OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verification component with error handling for parity, stop, and break errors.
☆16Oct 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Oct 21, 2026Updated last week
- OSVVM Documentation☆38Oct 4, 2026Updated 3 weeks ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Compile a python package in one `.so` file, and package without source code☆19Feb 4, 2026Updated 8 months ago
- Simple UART implementation in VHDL☆11Sep 10, 2015Updated 11 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated last week
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated last week
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Updated this week
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- ☆11Sep 23, 2022Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Provides the LIS3DSH driver, part of the STM32Cube BSP Component for all STM32xx series.☆11Aug 28, 2025Updated last year
- Custom Altera FPGA designs by Olaoluwa Raji. This repository contains numerous projects that were successfully implemented on an Altera C…☆22Jun 22, 2026Updated 4 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- A Sphinx domain providing VHDL language support.☆21Oct 23, 2026Updated last week
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Jun 6, 2021Updated 5 years ago
- ESP32 Camera with PIR sensor, NTP timestamp and automatic upload to a local FTP☆11Nov 15, 2023Updated 2 years ago
- A basic set of resources to help you get started with the commonly available and cheap AliExpress Altera Cyclone IV EP4CE6E22C8 FPGA Core…☆10Jun 10, 2023Updated 3 years ago
- MPlayer SVN mirror including my patches - ALWAYS REBASED (so pull --rebase --ff-only)☆28Jun 19, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆15Jul 24, 2020Updated 6 years ago
- LuxCoreRender Windows Compilation Environment☆14Jun 3, 2024Updated 2 years ago
- Robot Framework KiCad Library☆10Oct 20, 2022Updated 4 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- ☆13Apr 9, 2018Updated 8 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated last week
- A lightweight Controller Area Network (CAN) controller in VHDL☆32Oct 30, 2024Updated 2 years ago