OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verification component with error handling for parity, stop, and break errors.
☆13Mar 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 1, 2026Updated 2 weeks ago
- OSVVM Documentation☆36Mar 1, 2026Updated 2 weeks ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆150Updated this week
- Simple UART implementation in VHDL☆12Sep 10, 2015Updated 10 years ago
- Compile a python package in one `.so` file, and package without source code☆17Feb 4, 2026Updated last month
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- ☆11Sep 23, 2022Updated 3 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆76Mar 1, 2026Updated 2 weeks ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆254Updated this week
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ESP32 Camera with PIR sensor, NTP timestamp and automatic upload to a local FTP☆11Nov 15, 2023Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 7 months ago
- MPlayer SVN mirror including my patches - ALWAYS REBASED (so pull --rebase --ff-only)☆25Feb 20, 2025Updated last year
- Lora SX1276/7/8 module driver interfacing with STM32F103C8 bluepill. Keil Software code with HAL library☆11Jun 1, 2021Updated 4 years ago
- NothingOS open-source calculator☆24Mar 8, 2026Updated last week
- Hackintosh(10.13.4) for Dell T1700☆10Jul 17, 2018Updated 7 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- A set of helpers to implement a text user interface (TUI) in a terminal.☆14Oct 5, 2022Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- An implementation of RISC-V☆50Dec 11, 2025Updated 3 months ago
- VHDL related news.☆27Updated this week
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated last year