A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
☆17Nov 3, 2014Updated 11 years ago
Alternatives and similar repositories for Pulse-Width-Modulation-IP
Users that are interested in Pulse-Width-Modulation-IP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Github Repo for Embedded FPGA course by Vincent Claes☆13Mar 10, 2023Updated 3 years ago
- ☆17Aug 18, 2020Updated 5 years ago
- Video player based on MPlayer/mplayer2☆11Jun 1, 2019Updated 6 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Multiple scale KCF tracker (matlab code)☆10Jun 20, 2017Updated 8 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- 用fpga实现直流电机或永磁同步伺服电机的电流环控制☆27Mar 12, 2020Updated 6 years ago
- 基于Qt qwt的串口示波器☆12May 8, 2019Updated 6 years ago
- 多特征(色调+边缘+纹理)融合的目标跟踪☆10Apr 24, 2018Updated 8 years ago
- Operating system in Terminal written in pure C++☆21Dec 26, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Mean-Shift (MS) Mean-Shift (MS) is widely known as one of the most basic yet powerful tracking algorithms. Mean- Shift considers feature …☆11Dec 21, 2017Updated 8 years ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- Serial port emulation over CAN bus☆31Jul 2, 2022Updated 3 years ago
- This project explores object tracking of human and vehicle targets in the infrared using Matlab. Using the OTCBVS Benchmark Dataset Colle…☆20Mar 2, 2015Updated 11 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- VimL object orient programming frame and tools☆10Dec 3, 2023Updated 2 years ago
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆19Jun 20, 2017Updated 8 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆33Aug 25, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Plot real-time gps reading on world vector shoreline map☆13Mar 10, 2014Updated 12 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 7 years ago
- Charting serial data on to web page☆13Jun 8, 2016Updated 9 years ago
- FUSEQuota git mirror☆11Jul 21, 2015Updated 10 years ago
- APT34/OILRIG leak☆11Jun 25, 2019Updated 6 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆11May 27, 2014Updated 11 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆46Mar 19, 2020Updated 6 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- E2FSprogs for Android☆30Oct 26, 2016Updated 9 years ago
- zmkx.app 的 Python 实现，包含一个供二次开发的库和一个简单的 CLI 客户端☆11Sep 19, 2023Updated 2 years ago