A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
☆17Nov 3, 2014Updated 11 years ago
Alternatives and similar repositories for Pulse-Width-Modulation-IP
Users that are interested in Pulse-Width-Modulation-IP are comparing it to the libraries listed below
Sorting:
- ☆24Sep 23, 2015Updated 10 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- 基于Qt qwt的串口示波器☆12May 8, 2019Updated 6 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- A tool to transform Android Cuttlefish images into QEMU disk images☆15Jul 12, 2024Updated last year
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- ☆14Jan 22, 2026Updated last month
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆16Nov 18, 2025Updated 3 months ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Github Repo for Embedded FPGA course by Vincent Claes☆12Mar 10, 2023Updated 2 years ago
- Multiple scale KCF tracker (matlab code)☆10Jun 20, 2017Updated 8 years ago
- TakaTime is a blazingly fast, privacy-focused coding time tracker for Neovim. It works just like WakaTime, but with one major difference…☆47Updated this week
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- A lightweight, flexible logger library for C language☆17Jan 2, 2026Updated 2 months ago
- petiger的版本发布☆11Dec 3, 2020Updated 5 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Yotta BC is a mining monitoring and management software designed by goldshell development team. It can help our cutomers to control golds…☆14Jan 19, 2022Updated 4 years ago
- Video player based on MPlayer/mplayer2☆11Jun 1, 2019Updated 6 years ago