andrade824 / Pulse-Width-Modulation-IP
A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
☆16Updated 10 years ago
Alternatives and similar repositories for Pulse-Width-Modulation-IP:
Users that are interested in Pulse-Width-Modulation-IP are comparing it to the libraries listed below
- ☆24Updated 9 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆38Updated 8 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 9 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆76Updated 5 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last week
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 3 months ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆22Updated 8 years ago
- 国产VU13P加速卡资料☆61Updated 3 weeks ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- RTL for mipi serialize and deserialize☆11Updated 7 years ago
- ☆40Updated 4 years ago
- ☆28Updated 5 years ago
- Our project is the system that enables a moving camera to track a moving object in real time. We plan on doing this by having a camera m…☆33Updated 11 years ago
- Simple mono FM Radio.☆46Updated 8 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- ☆14Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆41Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 8 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆25Updated 9 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 3 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Repository for Xilinx PCIe DMA drivers☆41Updated 7 years ago
- ☆53Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago