andrade824 / Pulse-Width-Modulation-IP
A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
☆13Updated 9 years ago
Related projects: ⓘ
- ☆24Updated 8 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆82Updated 9 years ago
- This is a wiki and code sharing for ZYNQ☆70Updated 8 years ago
- ☆18Updated 6 years ago
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆18Updated 7 years ago
- Linux Driver for the Zynq FPGA DMA engine☆86Updated 9 years ago
- ☆14Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆25Updated 3 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆12Updated 9 years ago
- ☆27Updated 8 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆36Updated 7 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆52Updated 7 months ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆56Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词:linux,zedboard,arm,fpga,人脸检测,人脸识别。☆49Updated 8 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆84Updated last month
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆60Updated 3 months ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Updated 7 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 4 years ago
- USB 2.0 Device IP Core☆49Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆76Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆45Updated 4 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆29Updated 4 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆25Updated 8 years ago
- The repository contains the design database and documentation for Electric Drives Demonstration Platform☆96Updated last year
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 6 years ago
- ☆23Updated this week
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆56Updated 9 years ago