andrade824 / Pulse-Width-Modulation-IP
A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
☆15Updated 10 years ago
Alternatives and similar repositories for Pulse-Width-Modulation-IP:
Users that are interested in Pulse-Width-Modulation-IP are comparing it to the libraries listed below
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- ☆24Updated 9 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 7 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 9 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆77Updated 4 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆18Updated 7 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆38Updated 7 years ago
- Repository for Xilinx PCIe DMA drivers☆40Updated 7 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆65Updated 3 years ago
- ☆14Updated 5 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆13Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated last month
- FPGA Technology Exchange Group相关文件管理☆41Updated last year
- ☆107Updated last month
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 9 years ago
- ☆28Updated 5 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆53Updated 7 years ago
- ☆117Updated last week
- A hardware MJPEG encoder and RTP transmitter☆36Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆51Updated 3 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps☆86Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- ☆40Updated 4 years ago