andrade824 / Pulse-Width-Modulation-IP
A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)
☆13Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for Pulse-Width-Modulation-IP
- ☆24Updated 9 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- ☆14Updated 5 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 9 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆60Updated last year
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆12Updated 9 years ago
- ☆27Updated 8 years ago