hpb-project/TOE external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

hpb-project/TOE

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/hpb-project/TOE)

Close

hpb-project / TOEView on GitHubMore

• External links
• Readme badge

TCP Offload Engine

☆78Nov 18, 2017Updated 8 years ago

Alternatives and similar repositories for TOE

Users that are interested in TOE are comparing it to the libraries listed below

• hpb-project / BOE

  View on GitHub
  Blockchain Offload Engine
  ☆16May 5, 2018Updated 7 years ago
• aquaxis / gemac

  View on GitHub
  Gigabit MAC + UDP/TCP/IP offload Engine
  ☆35Sep 17, 2019Updated 6 years ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆18Aug 28, 2019Updated 6 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆51Oct 18, 2023Updated 2 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆42Jun 5, 2021Updated 4 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• sach / System-Verilog-Packet-Library

  View on GitHub
  System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers
  ☆81Mar 6, 2019Updated 6 years ago
• PremRL / fix-tcpip-project

  View on GitHub
  Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
  ☆20Dec 11, 2023Updated 2 years ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆897Feb 8, 2026Updated 3 weeks ago
• fpgadeveloper / ethernet-fmc-axi-eth

  View on GitHub
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆72Feb 19, 2026Updated last week
• RSPwFPGAs / virtio-fpga-bridge

  View on GitHub
  Virtio front-end and back-end bridge, implemented with FPGA.
  ☆28Sep 16, 2020Updated 5 years ago
• hpcn-uam / 100G-fpga-network-stack-core

  View on GitHub
  This repo contains the Limago code
  ☆92May 8, 2025Updated 9 months ago
• patocarr / axi-traffic-gen

  View on GitHub
  File editor for the Xilinx AXI Traffic Generator IP
  ☆17Feb 9, 2026Updated 3 weeks ago
• UofT-HPRC / fpga-bpf

  View on GitHub
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆50Jul 10, 2021Updated 4 years ago
• Elphel / x393_sata

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393_sata
  ☆34May 12, 2020Updated 5 years ago
• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 5 years ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆136Sep 11, 2021Updated 4 years ago
• corundum / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆25Jun 26, 2023Updated 2 years ago
• Xilinx / revCtrl

  View on GitHub
  Revision Control Labs and Materials
  ☆25Jan 23, 2018Updated 8 years ago
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• shuckc / verilog-utils

  View on GitHub
  native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
  ☆46Nov 24, 2014Updated 11 years ago
• p4fpga / p4fpga

  View on GitHub
  P4-14/16 Bluespec Compiler
  ☆90Dec 26, 2017Updated 8 years ago
• JakeMercer / mac

  View on GitHub
  An Ethernet MAC conforming to IEEE 802.3
  ☆24May 13, 2017Updated 8 years ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆64Apr 6, 2022Updated 3 years ago
• railnova / zynq-bit2bin

  View on GitHub
  Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)
  ☆14Sep 5, 2023Updated 2 years ago
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆71Jul 1, 2021Updated 4 years ago
• Xilinx / open-nic

  View on GitHub
  AMD OpenNIC Project Overview
  ☆305Dec 20, 2022Updated 3 years ago
• CentraTech / smart-contract

  View on GitHub
  CTR Smart Contract
  ☆10Mar 13, 2018Updated 7 years ago
• fpgasystems / caribou

  View on GitHub
  Caribou: Distributed Smart Storage built with FPGAs
  ☆68Jul 25, 2018Updated 7 years ago
• forconesi / nfmac10g

  View on GitHub
  Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
  ☆72Jan 29, 2017Updated 9 years ago
• tymonx / virtio

  View on GitHub
  Virtio implementation in SystemVerilog
  ☆48Jan 23, 2018Updated 8 years ago
• AdriaanSwan / Verilog-I2C-Slave

  View on GitHub
  Verilog I2C Slave
  ☆24Aug 11, 2014Updated 11 years ago
• Gabriele-bot / 100G-verilog-RoCEv2-lite

  View on GitHub
  TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
  ☆41Updated this week
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• hankshyu / TaskScheduler

  View on GitHub
  a hardware task scheduler design
  ☆10Sep 14, 2022Updated 3 years ago
• Lombiq / Hastlayer-Hardware-Framework---Catapult

  View on GitHub
  Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.
  ☆13Mar 28, 2020Updated 5 years ago
• twisterss / hardware-traffic-generator

  View on GitHub
  10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator
  ☆11Oct 3, 2014Updated 11 years ago
• catkira / complex_multiplier

  View on GitHub
  HDL code for a complex multiplier with AXI stream Interface
  ☆14Apr 6, 2023Updated 2 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆33Oct 31, 2021Updated 4 years ago