hpb-project / TOELinks
TCP Offload Engine
☆73Updated 7 years ago
Alternatives and similar repositories for TOE
Users that are interested in TOE are comparing it to the libraries listed below
Sorting:
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- Distributed Accelerator OS☆63Updated 3 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆53Updated 6 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 11 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- This repo contains the Limago code☆87Updated 5 months ago
- Ethernet interface modules for Cocotb☆70Updated last month
- ☆47Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆49Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- ☆79Updated 3 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Design for using Ethernet on the ZCU102 development board☆14Updated 5 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆30Updated last year
- NVMe Controller featuring Hardware Acceleration☆94Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- ☆78Updated 10 years ago