hpb-project/TOE external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

hpb-project/TOE

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/hpb-project/TOE)

Close

hpb-project / TOEView on GitHubMore

• External links
• Readme badge

TCP Offload Engine

☆78Nov 18, 2017Updated 8 years ago

Alternatives and similar repositories for TOE

Users that are interested in TOE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• hpb-project / BOE

  View on GitHub
  Blockchain Offload Engine
  ☆16May 5, 2018Updated 8 years ago
• aquaxis / gemac

  View on GitHub
  Gigabit MAC + UDP/TCP/IP offload Engine
  ☆35Sep 17, 2019Updated 6 years ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆18Aug 28, 2019Updated 6 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆46Jun 5, 2021Updated 5 years ago
• PremRL / fix-tcpip-project

  View on GitHub
  Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
  ☆23Dec 11, 2023Updated 2 years ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆950Aug 3, 2026Updated last week
• sach / System-Verilog-Packet-Library

  View on GitHub
  System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers
  ☆80Mar 6, 2019Updated 7 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆58Oct 18, 2023Updated 2 years ago
• jamesdellinger / ai_for_trading_nanodegree_breakout_strategy_project

  View on GitHub
  Creating and backtesting a breakout trading signal. For Udacity's AI for Trading Nanodegree.
  ☆11Sep 7, 2018Updated 7 years ago
• Elphel / x393_sata

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393_sata
  ☆37May 12, 2020Updated 6 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 3 years ago
• patocarr / axi-traffic-gen

  View on GitHub
  File editor for the Xilinx AXI Traffic Generator IP
  ☆17Feb 9, 2026Updated 6 months ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆68Apr 6, 2022Updated 4 years ago
• hpcn-uam / 100G-fpga-network-stack-core

  View on GitHub
  This repo contains the Limago code
  ☆96May 8, 2025Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• fpgadeveloper / ethernet-fmc-axi-eth

  View on GitHub
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆74Jul 7, 2026Updated last month
• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 6 years ago
• JakeMercer / mac

  View on GitHub
  An Ethernet MAC conforming to IEEE 802.3
  ☆24May 13, 2017Updated 9 years ago
• fpgasystems / caribou

  View on GitHub
  Caribou: Distributed Smart Storage built with FPGAs
  ☆71Jul 25, 2018Updated 8 years ago
• Xilinx / revCtrl

  View on GitHub
  Revision Control Labs and Materials
  ☆26Jan 23, 2018Updated 8 years ago
• SanDeGoProject / SanDeGo

  View on GitHub
  ☆14Dec 14, 2021Updated 4 years ago
• RSPwFPGAs / virtio-fpga-bridge

  View on GitHub
  Virtio front-end and back-end bridge, implemented with FPGA.
  ☆30Sep 16, 2020Updated 5 years ago
• hpb-project / go-hpb

  View on GitHub
  go-hpb main chain master
  ☆55Oct 25, 2023Updated 2 years ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆138Sep 11, 2021Updated 4 years ago
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• UofT-HPRC / fpga-bpf

  View on GitHub
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆50Jul 10, 2021Updated 5 years ago
• corundum / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,422Jul 5, 2024Updated 2 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆39Oct 31, 2021Updated 4 years ago
• CentraTech / smart-contract

  View on GitHub
  CTR Smart Contract
  ☆10Mar 13, 2018Updated 8 years ago
• atfox272 / AXI4-Interconnect

  View on GitHub
  RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…
  ☆36Mar 13, 2025Updated last year
• forconesi / nfmac10g

  View on GitHub
  Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
  ☆78Jan 29, 2017Updated 9 years ago
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆78Jul 1, 2021Updated 5 years ago
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• End-to-end encrypted cloud storage - Proton Drive • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
• Xilinx / open-nic

  View on GitHub
  AMD OpenNIC Project Overview
  ☆339Dec 20, 2022Updated 3 years ago
• lvzhengde / xge-ptpv2

  View on GitHub
  PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL
  ☆19May 27, 2025Updated last year
• freecores / ethmac

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆90Oct 2, 2019Updated 6 years ago
• corundum / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆28Jun 26, 2023Updated 3 years ago
• p4fpga / p4fpga

  View on GitHub
  P4-14/16 Bluespec Compiler
  ☆92Apr 4, 2026Updated 4 months ago
• AdriaanSwan / Verilog-I2C-Slave

  View on GitHub
  Verilog I2C Slave
  ☆26Aug 11, 2014Updated 12 years ago
• shuckc / verilog-utils

  View on GitHub
  native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
  ☆46Nov 24, 2014Updated 11 years ago