hpb-project / TOELinks
TCP Offload Engine
☆73Updated 7 years ago
Alternatives and similar repositories for TOE
Users that are interested in TOE are comparing it to the libraries listed below
Sorting:
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Blockchain Offload Engine☆15Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆52Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- Open-Channel Open-Way Flash Controller☆17Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆66Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆55Updated 4 years ago
- ☆47Updated 5 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- ☆73Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 9 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆29Updated last year
- ☆16Updated 3 years ago
- Ethernet switch implementation written in Verilog☆52Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- Design for using Ethernet on the ZCU102 development board☆13Updated 5 years ago