TCP Offload Engine
☆78Nov 18, 2017Updated 8 years ago
Alternatives and similar repositories for TOE
Users that are interested in TOE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blockchain Offload Engine☆16May 5, 2018Updated 8 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆922Apr 15, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 6 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- ☆14May 15, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72May 12, 2026Updated last week
- This repo contains the Limago code☆93May 8, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆70Jul 25, 2018Updated 7 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆29Sep 16, 2020Updated 5 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Verilog PCI express components☆26Jun 26, 2023Updated 2 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆17Sep 5, 2023Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,329Jul 5, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 5 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆76Jan 29, 2017Updated 9 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆47Apr 27, 2026Updated 3 weeks ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UART -> AXI Bridge☆74Jul 1, 2021Updated 4 years ago
- AMD OpenNIC Project Overview☆324Dec 20, 2022Updated 3 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 11 months ago
- P4-14/16 Bluespec Compiler☆91Apr 4, 2026Updated last month
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆87Oct 2, 2019Updated 6 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago