FPGA-Networking / Low-Cost-and-Programmable-CRCLinks
Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"
☆43Updated 4 years ago
Alternatives and similar repositories for Low-Cost-and-Programmable-CRC
Users that are interested in Low-Cost-and-Programmable-CRC are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆79Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- ☆67Updated 4 years ago
- ☆64Updated 3 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- NVMe Controller featuring Hardware Acceleration☆94Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆78Updated 11 years ago
- ☆29Updated 5 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Ethernet interface modules for Cocotb☆70Updated last month
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- understanding of cocotb (In Chinese Only)☆20Updated 4 months ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago