FPGA-Networking / Low-Cost-and-Programmable-CRCLinks
Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"
☆43Updated 4 years ago
Alternatives and similar repositories for Low-Cost-and-Programmable-CRC
Users that are interested in Low-Cost-and-Programmable-CRC are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- ☆80Updated 3 years ago
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- ☆70Updated 4 years ago
- ☆66Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- round robin arbiter☆77Updated 11 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆38Updated 9 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 11 years ago
- ☆79Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)