FPGA-Networking / Low-Cost-and-Programmable-CRC
Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"
☆40Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Low-Cost-and-Programmable-CRC
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- ☆25Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- ☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆34Updated last year
- AXI4 BFM in Verilog☆32Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆42Updated last year
- ☆46Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- ☆15Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- round robin arbiter☆66Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Ethernet interface modules for Cocotb☆56Updated last year
- ☆66Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆58Updated last week
- AXI Interconnect☆45Updated 3 years ago