VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe
☆19Oct 23, 2019Updated 6 years ago
Alternatives and similar repositories for xdma_dsc_byp_cltr
Users that are interested in xdma_dsc_byp_cltr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- ☆28Sep 17, 2026Updated last week
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 13 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- ☆21Jan 31, 2026Updated 7 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆12Sep 9, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆19Feb 28, 2025Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- high level VHDL floating point library for synthesis in fpga☆18Sep 4, 2026Updated 3 weeks ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 7 years ago
- ☆20May 8, 2012Updated 14 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- kernel development code for my work (ioatdma, ntb_hw_intel, idxd, PCI, and CXL related bits)☆12Jun 23, 2026Updated 3 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆14Oct 22, 2023Updated 2 years ago