FelixWinterstein / Vivado-KMeansLinks
Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
☆48Updated 7 years ago
Alternatives and similar repositories for Vivado-KMeans
Users that are interested in Vivado-KMeans are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆84Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- ☆14Updated 9 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆44Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- CNN accelerator☆27Updated 8 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆46Updated last year
- This project describes how the cv2PYNQ python library was built☆21Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆29Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago