FelixWinterstein / Vivado-KMeansLinks
Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
☆48Updated 8 years ago
Alternatives and similar repositories for Vivado-KMeans
Users that are interested in Vivado-KMeans are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- ☆84Updated 5 years ago
- ☆14Updated 9 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆88Updated 2 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆63Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- ☆108Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- ☆44Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Tutorials on HLS Design☆52Updated 5 years ago