Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
☆79Jan 29, 2017Updated 9 years ago
Alternatives and similar repositories for nfmac10g
Users that are interested in nfmac10g are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆186Jan 24, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 12 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆979Oct 21, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- ☆18Apr 7, 2022Updated 4 years ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆168Jul 16, 2018Updated 8 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆46Jul 27, 2018Updated 8 years ago
- ☆14May 15, 2023Updated 3 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- A FPGA implementation of the NTP and NTS protocols☆70May 31, 2023Updated 3 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The RIFFA development repository (development fork)☆10Jun 11, 2024Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- NetFPGA public repository☆188Jul 1, 2020Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,508Jul 5, 2024Updated 2 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago