Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
☆79Jan 29, 2017Updated 9 years ago
Alternatives and similar repositories for nfmac10g
Users that are interested in nfmac10g are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆183Jan 24, 2024Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆167Jul 16, 2018Updated 8 years ago
- ☆14May 15, 2023Updated 3 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆3,103Feb 27, 2025Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- The RIFFA development repository (development fork)☆10Jun 11, 2024Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆966Aug 3, 2026Updated last month
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆17Feb 9, 2023Updated 3 years ago
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆30Feb 4, 2020Updated 6 years ago
- Implementation of fLaC encoder/decoder for FPGA☆31Oct 31, 2018Updated 7 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- 10Gb Ethernet Switch☆275Sep 17, 2026Updated last week
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,473Jul 5, 2024Updated 2 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- A FPGA implementation of the NTP and NTS protocols☆69May 31, 2023Updated 3 years ago