forconesi / nfmac10gLinks
Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
☆64Updated 8 years ago
Alternatives and similar repositories for nfmac10g
Users that are interested in nfmac10g are comparing it to the libraries listed below
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆63Updated 7 months ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Ethernet interface modules for Cocotb☆64Updated last year
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆49Updated last year
- Verilog Ethernet Switch (layer 2)☆43Updated last year
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆97Updated 2 weeks ago
- ☆64Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- ☆58Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ☆25Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago