Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
☆77Jan 29, 2017Updated 9 years ago
Alternatives and similar repositories for nfmac10g
Users that are interested in nfmac10g are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 11 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆181Jan 24, 2024Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆14May 15, 2023Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆163Jul 16, 2018Updated 7 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- Verilog PCI express components☆27Jun 26, 2023Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆940Updated this week
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- UART -> AXI Bridge☆76Jul 1, 2021Updated 5 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆30Feb 4, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆68Mar 15, 2022Updated 4 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆48Nov 3, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 10Gb Ethernet Switch☆266Jun 26, 2026Updated last week
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Jun 24, 2026Updated last week
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 11 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago