forconesi / nfmac10gLinks
Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
☆68Updated 8 years ago
Alternatives and similar repositories for nfmac10g
Users that are interested in nfmac10g are comparing it to the libraries listed below
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Ethernet interface modules for Cocotb☆71Updated last month
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- A simple DDR3 memory controller☆60Updated 2 years ago
- ☆79Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆27Updated 4 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- 10G Low Latency Ethernet☆85Updated 2 years ago