forconesi / nfmac10gLinks
Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
☆70Updated 8 years ago
Alternatives and similar repositories for nfmac10g
Users that are interested in nfmac10g are comparing it to the libraries listed below
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 months ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆127Updated this week
- Extensible FPGA control platform☆61Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆80Updated 3 years ago
- ☆28Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- Ethernet switch implementation written in Verilog☆55Updated 2 years ago
- PCI express simulation framework for Cocotb☆185Updated 3 months ago
- ☆89Updated 8 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆71Updated 7 months ago
- UART -> AXI Bridge☆67Updated 4 years ago
- Ethernet interface modules for Cocotb☆72Updated 3 months ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- ☆69Updated 4 years ago
- ☆76Updated 3 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 10 months ago
- Verilog based BCH encoder/decoder☆129Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year