aquaxis/gemac external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

aquaxis/gemac

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/aquaxis/gemac)

Close

aquaxis / gemacView on GitHubMore

• External links
• Readme badge

Gigabit MAC + UDP/TCP/IP offload Engine

☆35Sep 17, 2019Updated 7 years ago

Alternatives and similar repositories for gemac

Users that are interested in gemac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 6 years ago
• hpb-project / TOE

  View on GitHub
  TCP Offload Engine
  ☆79Nov 18, 2017Updated 8 years ago
• aquaxis / aq_mipi_csi2rx_ultrascaleplus

  View on GitHub
  ☆35Nov 26, 2019Updated 6 years ago
• freecores / mac_layer_switch

  View on GitHub
  100 MB/s Ethernet MAC Layer Switch
  ☆15Jul 17, 2014Updated 12 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• freecores / nova

  View on GitHub
  H.264/AVC Baseline Decoder
  ☆16Jul 17, 2014Updated 12 years ago
• fpgadeveloper / ethernet-fmc-axi-eth

  View on GitHub
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆75Jul 7, 2026Updated 2 months ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆19Aug 28, 2019Updated 7 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• kdurant / axi-ddr3

  View on GitHub
  学习AXI接口，以及xilinx DDR3 IP使用
  ☆40Mar 6, 2017Updated 9 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆47Jun 5, 2021Updated 5 years ago
• Digilent / vivado-hierarchies

  View on GitHub
  ☆17Aug 18, 2020Updated 6 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 3 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆70Aug 21, 2025Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• circuitvalley / Cypress-FX3-USB3

  View on GitHub
  Project related to Cypress FX3 USB 3.0 Controller published on
  ☆17Dec 2, 2019Updated 6 years ago
• stevenbell / csirx

  View on GitHub
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆38Jul 10, 2019Updated 7 years ago
• SeniorProject-2016 / Chip-Design

  View on GitHub
  Design and Verification of a Complete Application Specific Integrated Circuit
  ☆12Nov 21, 2016Updated 9 years ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆15Jan 3, 2022Updated 4 years ago
• hpcn-uam / 100G-fpga-network-stack-core

  View on GitHub
  This repo contains the Limago code
  ☆98May 8, 2025Updated last year
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆138Sep 11, 2021Updated 5 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆28Updated this week
• bmartini / verilog-arbiter

  View on GitHub
  A look ahead, round-robing parametrized arbiter written in Verilog.
  ☆44May 22, 2020Updated 6 years ago
• Cognoscan / AxiCores

  View on GitHub
  AXI4-Compatible Verilog Cores, along with some helper modules.
  ☆17Mar 14, 2020Updated 6 years ago
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• maxs-well / Ethernet-design-verilog

  View on GitHub
  Gigabit Ethernet UDP communication driver
  ☆87Jul 26, 2019Updated 7 years ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆962Aug 3, 2026Updated last month
• Archit-halder / Viterbi-Algorithm

  View on GitHub
  This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.
  ☆13Aug 12, 2020Updated 6 years ago
• iscgar / uart-server

  View on GitHub
  A simple program that serves a serial port over TCP
  ☆12Nov 8, 2018Updated 7 years ago
• chu11 / freeipmi-mirror

  View on GitHub
  Mirror of GNU FreeIPMI Git Repo - http://savannah.gnu.org/projects/freeipmi/. I maintain the upstream of FreeIPMI and can accept Github …
  ☆15Updated this week
• fengcanyue / MotorMeasurement

  View on GitHub
  电机转速转矩测量系统分两部分：1.基于STM32F103单片机的信号采集模块。2、用Qt编写的界面显示软件
  ☆12Jun 28, 2016Updated 10 years ago
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆21Nov 6, 2019Updated 6 years ago
• qmor / elcus-1553-driver-linux

  View on GitHub
  ☆12Dec 28, 2022Updated 3 years ago
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 12 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• Elphel / x393

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393
  ☆41Mar 16, 2023Updated 3 years ago
• wtiandong / Hardware_circular_buffer_controller

  View on GitHub
  This is a circular buffer controller used in FPGA.
  ☆36Jan 12, 2016Updated 10 years ago
• wicker / SystemVerilog-Constructs

  View on GitHub
  Examples of unions, interfaces, and assertions in SystemVerilog
  ☆13Aug 31, 2013Updated 13 years ago
• RISCV-on-Microsemi-FPGA / CPUs

  View on GitHub
  CPUs
  ☆17Dec 21, 2020Updated 5 years ago
• s117 / FastMultiplier

  View on GitHub
  a fast multiplier implement using verilog
  ☆13Dec 23, 2014Updated 11 years ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 8 years ago
• steveLauwh / TCP-IP

  View on GitHub
  Learning the TCP/IP protocol
  ☆24Mar 5, 2018Updated 8 years ago