Gigabit MAC + UDP/TCP/IP offload Engine
☆35Sep 17, 2019Updated 6 years ago
Alternatives and similar repositories for gemac
Users that are interested in gemac are comparing it to the libraries listed below
Sorting:
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆81Dec 24, 2023Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- ☆14May 15, 2023Updated 2 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆15Dec 2, 2019Updated 6 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Feb 19, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- High quality and composable RTL libraries in SystemVerilog☆31Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 3 weeks ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆41Updated this week
- 基于FPGA的三速以太网UDP协议栈设计☆35Mar 24, 2024Updated last year
- DPDK Drivers for AMD OpenNIC☆30Jul 20, 2023Updated 2 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Oct 9, 2020Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago