aquaxis/gemac external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

aquaxis/gemac

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/aquaxis/gemac)

Close

aquaxis / gemacView on GitHubMore

• External links
• Readme badge

Gigabit MAC + UDP/TCP/IP offload Engine

☆35Sep 17, 2019Updated 6 years ago

Alternatives and similar repositories for gemac

Users that are interested in gemac are comparing it to the libraries listed below

• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 5 years ago
• aquaxis / aq_mipi_csi2rx_ultrascaleplus

  View on GitHub
  ☆34Nov 26, 2019Updated 6 years ago
• freecores / mac_layer_switch

  View on GitHub
  100 MB/s Ethernet MAC Layer Switch
  ☆15Jul 17, 2014Updated 11 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• freecores / nova

  View on GitHub
  H.264/AVC Baseline Decoder
  ☆16Jul 17, 2014Updated 11 years ago
• fpgadeveloper / ethernet-fmc-axi-eth

  View on GitHub
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆72Mar 13, 2026Updated last week
• circuitvalley / Cypress-FX3-USB3

  View on GitHub
  Project related to Cypress FX3 USB 3.0 Controller published on
  ☆16Dec 2, 2019Updated 6 years ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆18Aug 28, 2019Updated 6 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆25Oct 16, 2025Updated 5 months ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• Essenceia / Nasdaq-HFT-FPGA

  View on GitHub
  RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.
  ☆81Dec 24, 2023Updated 2 years ago
• marph91 / pico-png

  View on GitHub
  PNG encoder, implemented in VHDL
  ☆23Mar 30, 2024Updated last year
• Digilent / vivado-hierarchies

  View on GitHub
  ☆17Aug 18, 2020Updated 5 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆43Jun 5, 2021Updated 4 years ago
• kdurant / axi-ddr3

  View on GitHub
  学习AXI接口，以及xilinx DDR3 IP使用
  ☆40Mar 6, 2017Updated 9 years ago
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 7 months ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆13Jan 3, 2022Updated 4 years ago
• hpcn-uam / 100G-fpga-network-stack-core

  View on GitHub
  This repo contains the Limago code
  ☆92May 8, 2025Updated 10 months ago
• stevenbell / csirx

  View on GitHub
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Jul 10, 2019Updated 6 years ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆136Sep 11, 2021Updated 4 years ago
• bmartini / verilog-arbiter

  View on GitHub
  A look ahead, round-robing parametrized arbiter written in Verilog.
  ☆43May 22, 2020Updated 5 years ago
• Cognoscan / AxiCores

  View on GitHub
  AXI4-Compatible Verilog Cores, along with some helper modules.
  ☆17Mar 14, 2020Updated 6 years ago
• maxs-well / Ethernet-design-verilog

  View on GitHub
  Gigabit Ethernet UDP communication driver
  ☆81Jul 26, 2019Updated 6 years ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆904Mar 2, 2026Updated 2 weeks ago
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆20Nov 6, 2019Updated 6 years ago
• Elphel / x393

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393
  ☆40Mar 16, 2023Updated 3 years ago
• marsohod4you / Amber-Marsohod2

  View on GitHub
  Port of Amber ARM Core project to Marsohod2 platform
  ☆13Dec 4, 2019Updated 6 years ago
• wtiandong / Hardware_circular_buffer_controller

  View on GitHub
  This is a circular buffer controller used in FPGA.
  ☆35Jan 12, 2016Updated 10 years ago
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆48Oct 24, 2021Updated 4 years ago
• Archit-halder / Viterbi-Algorithm

  View on GitHub
  This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.
  ☆13Aug 12, 2020Updated 5 years ago
• s117 / FastMultiplier

  View on GitHub
  a fast multiplier implement using verilog
  ☆13Dec 23, 2014Updated 11 years ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 7 years ago
• steveLauwh / TCP-IP

  View on GitHub
  Learning the TCP/IP protocol
  ☆23Mar 5, 2018Updated 8 years ago
• hansfbaier / ch569-usb3-board

  View on GitHub
  USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569
  ☆29Dec 20, 2022Updated 3 years ago
• necst / xlnx-project-template

  View on GitHub
  Template Repository for Xilinx HLS design flow
  ☆12Nov 18, 2021Updated 4 years ago
• corundum / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆25Jun 26, 2023Updated 2 years ago
• xlsynth / bedrock-rtl

  View on GitHub
  High quality and composable RTL libraries in SystemVerilog
  ☆32Mar 11, 2026Updated last week
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago