saiteja-talluri / Microarchitectural-attacks
Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
☆10Updated 5 years ago
Alternatives and similar repositories for Microarchitectural-attacks:
Users that are interested in Microarchitectural-attacks are comparing it to the libraries listed below
- A flush-reload side channel attack implementation☆43Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆35Updated 5 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆30Updated 4 years ago
- The MIT Sanctum processor top-level project☆28Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆58Updated 6 months ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 6 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- ☆18Updated 2 years ago
- ☆21Updated last year
- Code to evaluate XLATE attacks as well existing cache attacks.☆29Updated 6 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- ☆96Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- ☆18Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆96Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Reload+Refresh PoC☆14Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆26Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated last month
- ☆22Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆15Updated last year
- New Cache implementation using Gem5☆13Updated 10 years ago
- ☆18Updated 6 years ago