This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews should be submitted to https://gem5-review.googlesource.com/. The mirrors are synchronized every 15 minutes.
☆15Mar 23, 2022Updated 4 years ago
Alternatives and similar repositories for gem5
Users that are interested in gem5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- ☆16Jun 11, 2023Updated 2 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- Implementations of Graph Neural Network models in pytorch geometric☆18Jul 22, 2020Updated 5 years ago
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆11Jul 1, 2019Updated 6 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- A cycle accurate emulator for the 6502 microprocessor☆19Oct 1, 2023Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆33Apr 26, 2026Updated last week
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆45Feb 2, 2022Updated 4 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- ☆27Apr 26, 2020Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆13Feb 10, 2026Updated 2 months ago
- ☆23Mar 4, 2025Updated last year
- Multi-modal Assistant With Advanced RAG And Amazon Bedrock Claude 3☆20Feb 7, 2025Updated last year
- ☆13May 21, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 11 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- the Stanford Transactional Applications for Multi-Processing; a benchmark suite for transactional memory research☆45Oct 1, 2021Updated 4 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- An IPKVM board for OrangePi Zero.☆12Dec 1, 2022Updated 3 years ago
- 基于树莓派3构建一个操作系统的系列教程☆13Jun 19, 2018Updated 7 years ago
- Meltdown/Spectre experiments☆54Jan 5, 2018Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CPU Emulator for ARMv7☆14Jun 7, 2022Updated 3 years ago
- Open-source non-blocking L2 cache☆60Updated this week
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 10 months ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago