YosysHQ / setup-oss-cad-suite
Set up your GitHub Actions workflow with a OSS CAD Suite
☆16Updated last year
Alternatives and similar repositories for setup-oss-cad-suite:
Users that are interested in setup-oss-cad-suite are comparing it to the libraries listed below
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A padring generator for ASICs☆25Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆16Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Wishbone interconnect utilities☆40Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- sample VCD files☆37Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ☆33Updated 4 years ago
- ☆45Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆44Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Master-thesis-final☆19Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- ☆33Updated 2 years ago