YosysHQ / setup-oss-cad-suiteLinks
Set up your GitHub Actions workflow with a OSS CAD Suite
☆16Updated last year
Alternatives and similar repositories for setup-oss-cad-suite
Users that are interested in setup-oss-cad-suite are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- ☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Wishbone interconnect utilities☆41Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆26Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- ☆14Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆37Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆43Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago