YosysHQ / setup-oss-cad-suiteLinks
Set up your GitHub Actions workflow with a OSS CAD Suite
☆16Updated last year
Alternatives and similar repositories for setup-oss-cad-suite
Users that are interested in setup-oss-cad-suite are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- ☆34Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- sample VCD files☆39Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Reusable Verilog 2005 components for FPGA designs☆48Updated this week
- PicoRV☆43Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- ☆44Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- ☆20Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Nitro USB FPGA core☆85Updated last year