YosysHQ / setup-oss-cad-suiteLinks
Set up your GitHub Actions workflow with a OSS CAD Suite
☆16Updated last year
Alternatives and similar repositories for setup-oss-cad-suite
Users that are interested in setup-oss-cad-suite are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 3 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆18Updated 3 months ago
- ☆34Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- sample VCD files☆37Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆20Updated 3 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆16Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago