YosysHQ / setup-oss-cad-suite
Set up your GitHub Actions workflow with a OSS CAD Suite
☆15Updated 11 months ago
Alternatives and similar repositories for setup-oss-cad-suite:
Users that are interested in setup-oss-cad-suite are comparing it to the libraries listed below
- ☆33Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 3 weeks ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A padring generator for ASICs☆25Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- SAR ADC on tiny tapeout☆39Updated last month
- A Risc-V SoC for Tiny Tapeout☆15Updated last week
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- sample VCD files☆36Updated last year
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- Virtual development board for HDL design☆41Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Wishbone interconnect utilities☆39Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆43Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- ☆45Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago