Alternatives and similar repositories for zephyr

Users that are interested in zephyr are comparing it to the libraries listed below

• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆20Updated 6 years ago
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 9 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆15Updated 6 months ago
• hatimak / sigma
  ☆16Updated 5 years ago
• julbouln / dvi_lvds
  DVI to LVDS Verilog converter
  ☆25Updated 9 years ago
• apertus-open-source-cinema / alpha-hardware
  Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)
  ☆22Updated 11 years ago
• gregdavill / boson-sd-hardware
  Simple but Small Frame Grabber
  ☆38Updated 4 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 10 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆45Updated 3 years ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆29Updated 7 years ago
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆91Updated 7 years ago
• krtkl / snickerdoodle-board-files
  ☆17Updated 7 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Updated 6 years ago
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆26Updated 8 years ago
• krtkl / open-source-schematics
  released krtkl schematics
  ☆58Updated 7 years ago
• blackmesalabs / MesaBusProtocol
  Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
  ☆35Updated last year
• fpga-logi / logi-projects
  ☆65Updated 10 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆42Updated 3 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• nathanrossi / meta-hdl
  HDL tools layer for OpenEmbedded
  ☆17Updated last year
• mcci-catena / catena-riscv32-fpga
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Updated 6 years ago
• ShoeShi / FPGA-OV7670-cam
  VHDL/FPGA/OV7670
  ☆33Updated 9 years ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆62Updated last month
• mitchellorsucci / ArtyZ720
  ☆12Updated 8 years ago
• tinyvision-ai-inc / tinyVision_sensai
  Making Lattice SensAI work properly on tinyVision products
  ☆12Updated 3 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 8 years ago
• altera-fpga / linux-refdesigns
  Source code for reference designs applications
  ☆22Updated 11 months ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆51Updated 4 years ago
• regymm / SqueakyBoard
  My self-designed ZYNQ-7010 4-layer developement board.
  ☆34Updated 4 years ago