the6p4c / catgirltogds
converts catgirls to gds files
☆15Updated 3 years ago
Alternatives and similar repositories for catgirltogds:
Users that are interested in catgirltogds are comparing it to the libraries listed below
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- a (WIP) paw-shaped pogo pin connector☆58Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- An FPGA reverse engineering and documentation project☆43Updated this week
- ☆13Updated 7 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 4 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated 2 weeks ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- A collection of little open source FPGA hobby projects☆48Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ☆22Updated 3 years ago
- PawPad programming header☆18Updated 2 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- HDL development environment on Nix.☆25Updated 6 months ago
- Sticky sticky PCI☆10Updated 6 years ago
- 妖刀夢渡☆59Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated last week
- OpenMPW5/Sky130 tapeout of Lanai-based Microcontroller☆15Updated 3 years ago
- Kicad Library to pretify your schematic with pride flags.☆15Updated 2 years ago
- memory-mapped registers for x86_64 systems☆33Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- fun with GSM☆2Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆55Updated last month
- A modern hardware definition language and toolchain based on Python☆16Updated 2 weeks ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 2 months ago
- Yet Another Debug Transport☆21Updated 3 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆63Updated last year