USTC-System-Courses / CECS-LabLinks
☆40Updated 2 years ago
Alternatives and similar repositories for CECS-Lab
Users that are interested in CECS-Lab are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆67Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆156Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆87Updated 3 weeks ago
- ☆83Updated 6 months ago
- MIT6.175 & MIT6.375 Study Notes☆44Updated 2 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆175Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- RISC-V模拟 器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- Pick your favorite language to verify your chip.☆70Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- An exquisite superscalar RV32GC processor.☆161Updated 9 months ago
- ☆67Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- ☆23Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- NUDT 高级体系结构实验☆35Updated last year
- ☆209Updated 6 months ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- NJU Virtual Board☆291Updated last month
- ☆104Updated last week
- ☆70Updated 2 years ago
- CQU Dual Issue Machine☆37Updated last year
- Run rocket-chip on FPGA☆76Updated last week
- XiangShan Frontend Develop Environment☆67Updated last month