USTC-System-Courses / CECS-LabLinks
☆38Updated last year
Alternatives and similar repositories for CECS-Lab
Users that are interested in CECS-Lab are comparing it to the libraries listed below
Sorting:
- ☆66Updated 9 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆86Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- MIT6.175 & MIT6.375 Study Notes☆40Updated 2 years ago
- ☆64Updated last month
- 一生一芯的信息发布和内容网站☆131Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- ☆150Updated last month
- ☆66Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- NUDT 高级体系结构实验☆35Updated 8 months ago
- ☆67Updated 3 months ago
- ☆28Updated last month
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆86Updated this week
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Documentation for XiangShan Design☆26Updated last week
- ☆18Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year