☆42Oct 7, 2023Updated 2 years ago
Alternatives and similar repositories for CECS-Lab
Users that are interested in CECS-Lab are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆19Jan 11, 2025Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- This is my index list repo for my CS course projects of SUSTech. Current: CS103, CS106, CS109, CS201, CS202, CS205, CS207, CS304, CS305, …☆16Jun 27, 2025Updated 8 months ago
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- (1120/1100) Labs of CS208 2023 Spring: Algorithm Design and Analysis (ADA), SUSTech. Taught by Prof. Yuhui SHI.☆11Jun 4, 2023Updated 2 years ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated 2 weeks ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof…☆13Mar 22, 2024Updated last year
- Linux 0.12 with GCC 11.2.0☆30May 18, 2023Updated 2 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆17Jan 11, 2023Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- ☆27Nov 30, 2024Updated last year
- A user-level tool for extracting SSD internal properties☆20Apr 8, 2023Updated 2 years ago
- Reviews of final exams during my adventure in the CSE department of SUSTech. Current: CS202, CS208, CS303, CS304, CS307, CS309, MA212.☆33Jun 27, 2025Updated 8 months ago
- Common scripts to build BiscuitOS☆19Nov 10, 2024Updated last year
- 重庆大学硬件综合设计课程实验文档☆43Jul 22, 2025Updated 7 months ago
- ☆88Dec 16, 2025Updated 2 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- An automated HDC platform☆11Updated this week
- ☆29Jan 26, 2021Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- Tracing JIT compiler and runtime for a subset of the JVM☆26Jan 1, 2024Updated 2 years ago
- The MiniDecaf test cases.☆18May 15, 2025Updated 9 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆96Apr 22, 2024Updated last year