USTC-System-Courses / CECS-LabLinks
☆38Updated last year
Alternatives and similar repositories for CECS-Lab
Users that are interested in CECS-Lab are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- ☆66Updated 11 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 一生一芯的信息发布和内容网站☆132Updated last year
- ☆74Updated 3 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆156Updated this week
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Pick your favorite language to verify your chip.☆60Updated this week
- ☆86Updated 3 months ago
- NUDT 高级体系结构实验☆35Updated 10 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- ☆200Updated 3 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- NJU Virtual Board☆285Updated 3 weeks ago
- An exquisite superscalar RV32GC processor.☆159Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆139Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- QuardStar Tutorial is all you need !☆17Updated 10 months ago
- ☆68Updated 2 years ago
- ☆30Updated last month
- ☆93Updated this week
- ☆19Updated 11 months ago
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year