☆43Oct 7, 2023Updated 2 years ago
Alternatives and similar repositories for CECS-Lab
Users that are interested in CECS-Lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- QuardStar Tutorial is all you need !☆16Sep 11, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆14Aug 4, 2021Updated 4 years ago
- ☆66Aug 5, 2024Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 4 months ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Open IP in Hardware Description Language.☆30Sep 4, 2023Updated 2 years ago
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated last month
- ☆89Dec 16, 2025Updated 3 months ago
- ☆11Jan 21, 2021Updated 5 years ago
- ☆16Mar 18, 2025Updated last year
- An exquisite superscalar RV32GC processor.☆167Feb 23, 2026Updated last month
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Oct 20, 2024Updated last year
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Tracing JIT compiler and runtime for a subset of the JVM☆26Jan 1, 2024Updated 2 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- 重庆大学硬件综合设计课程实验文档☆43Jul 22, 2025Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Linux 0.12 with GCC 11.2.0☆30May 18, 2023Updated 2 years ago
- This is my index list repo for my CS course projects of SUSTech. Current: CS103, CS106, CS109, CS201, CS202, CS205, CS207, CS304, CS305, …☆17Jun 27, 2025Updated 8 months ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 2 months ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆30Nov 13, 2025Updated 4 months ago
- A user-level tool for extracting SSD internal properties☆19Apr 8, 2023Updated 2 years ago
- ☆12Jan 2, 2025Updated last year
- (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof…☆13Mar 22, 2024Updated 2 years ago
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago
- Compiler development environment.☆21Feb 16, 2026Updated last month
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆21Jan 11, 2025Updated last year
- Nyarch Wiki is designed to be a straightforward and accessible resource for users of all skill levels.☆21Mar 9, 2026Updated 2 weeks ago
- ☆12Sep 18, 2024Updated last year
- (1120/1100) Labs of CS208 2023 Spring: Algorithm Design and Analysis (ADA), SUSTech. Taught by Prof. Yuhui SHI.☆11Jun 4, 2023Updated 2 years ago
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago