USTC-System-Courses / CECS-LabLinks
☆40Updated last year
Alternatives and similar repositories for CECS-Lab
Users that are interested in CECS-Lab are comparing it to the libraries listed below
Sorting:
- ☆66Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆155Updated 3 weeks ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆78Updated 4 months ago
- ☆86Updated last week
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- Pick your favorite language to verify your chip.☆64Updated last week
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- NUDT 高级体系结构实验☆35Updated 11 months ago
- ☆70Updated 2 years ago
- ☆67Updated 6 months ago
- CQU Dual Issue Machine☆37Updated last year
- ☆25Updated 3 weeks ago
- ☆18Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- ☆203Updated 4 months ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- ☆35Updated 2 years ago