LoveLonelyTime / BergamotLinks
An exquisite superscalar RV32GC processor.
☆162Updated 11 months ago
Alternatives and similar repositories for Bergamot
Users that are interested in Bergamot are comparing it to the libraries listed below
Sorting:
- ☆159Updated 3 weeks ago
- NJU Virtual Board☆296Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆191Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆180Updated 4 years ago
- ☆212Updated 2 months ago
- ☆40Updated 2 years ago
- ☆210Updated 8 months ago
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- ☆67Updated last year
- Official website for Jiachen Project (甲辰计划).☆61Updated 2 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆303Updated this week
- Modern co-simulation framework for RISC-V CPUs☆165Updated this week
- ☆91Updated 2 months ago
- ☆87Updated last month
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Documentation for XiangShan Design☆37Updated 2 months ago
- ☆30Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 8 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 9 months ago
- ☆124Updated 3 years ago
- ☆35Updated 4 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆217Updated last month
- Pick your favorite language to verify your chip.☆73Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆68Updated 10 months ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆74Updated 8 months ago