LoveLonelyTime / Bergamot
An exquisite superscalar RV32GC processor.
☆156Updated 3 months ago
Alternatives and similar repositories for Bergamot:
Users that are interested in Bergamot are comparing it to the libraries listed below
- 体系结构研讨 + ysyx高阶大纲 (WIP☆155Updated 6 months ago
- ☆148Updated 2 weeks ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆66Updated 9 months ago
- ☆63Updated 2 weeks ago
- NJU Virtual Board☆274Updated 2 weeks ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- 一生一芯的信息发布和内容网站☆130Updated last year
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- ☆86Updated this week
- ☆35Updated last year
- ☆187Updated 3 weeks ago
- Official website for Jiachen Project (甲辰计划).☆55Updated 4 months ago
- ☆162Updated last year
- ☆24Updated last month
- Modern co-simulation framework for RISC-V CPUs☆142Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- ☆77Updated last month
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆64Updated 3 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 weeks ago
- ☆64Updated 2 years ago
- AXI协议规范中文翻 译版☆146Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 2 months ago
- ☆273Updated this week
- ☆21Updated last year
- ☆204Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 6 months ago