Alternatives and similar repositories for Bergamot:

Users that are interested in Bergamot are comparing it to the libraries listed below

• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆143Updated 4 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 7 months ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated 11 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆144Updated last year
• OSCPU / ysyx-workbench
  ☆138Updated 6 months ago
• OSCPU / yosys-sta
  ☆57Updated 2 months ago
• OSCPU / ysyxSoC
  ☆79Updated 3 weeks ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆60Updated 2 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆261Updated 2 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆169Updated 3 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆54Updated 3 months ago
• DawnCarol / DawnCarol
  ☆131Updated last month
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• USTC-System-Courses / CECS-Lab
  ☆34Updated last year
• OSCPU / chisel-playground
  ☆63Updated last month
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆139Updated this week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆29Updated 11 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆84Updated 5 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated 2 weeks ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆15Updated 5 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆48Updated 3 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆190Updated last week
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆56Updated 3 years ago
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆39Updated this week