LoveLonelyTime / Bergamot
An exquisite superscalar RV32GC processor.
☆143Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for Bergamot
- 体系结构研讨 + ysyx高阶大纲 (WIP☆115Updated last month
- ☆119Updated 2 months ago
- ☆60Updated 3 months ago
- NJU Virtual Board☆235Updated 3 months ago
- ☆76Updated 2 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆162Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- ☆102Updated last year
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆16Updated 7 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- 一生一芯的信息发布和内容网站☆123Updated last year
- ☆116Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆43Updated 4 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- ☆32Updated last year
- Modern co-simulation framework for RISC-V CPUs☆117Updated this week
- ☆236Updated this week
- Documentation for XiangShan☆351Updated last week
- Official website for Jiachen Project (甲辰计划).☆48Updated 8 months ago
- ☆63Updated 2 years ago
- ☆56Updated 4 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- ☆52Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆16Updated 4 months ago
- ☆20Updated 11 months ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆76Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆175Updated 2 weeks ago