LoveLonelyTime / BergamotLinks
An exquisite superscalar RV32GC processor.
☆159Updated 6 months ago
Alternatives and similar repositories for Bergamot
Users that are interested in Bergamot are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 8 months ago
- ☆151Updated last month
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- ☆66Updated 11 months ago
- NJU Virtual Board☆283Updated last week
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- ☆38Updated last year
- ☆177Updated last year
- ☆86Updated 2 months ago
- ☆196Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Documentation for XiangShan Design☆29Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- ☆30Updated 3 weeks ago
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆284Updated this week
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆91Updated 9 months ago
- ☆122Updated 3 years ago
- ☆73Updated 2 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- Pick your favorite language to verify your chip.☆51Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆64Updated 2 years ago
- NUDT 高级体系结构实验☆35Updated 9 months ago