LoveLonelyTime / BergamotLinks
An exquisite superscalar RV32GC processor.
☆160Updated 8 months ago
Alternatives and similar repositories for Bergamot
Users that are interested in Bergamot are comparing it to the libraries listed below
Sorting:
- ☆156Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆179Updated 10 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- ☆189Updated last year
- NJU Virtual Board☆289Updated last week
- ☆205Updated 5 months ago
- ☆67Updated last year
- ☆40Updated last year
- 一生一芯的信息发布和内容网站☆132Updated last year
- ☆290Updated 2 weeks ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆153Updated last week
- ☆86Updated last week
- Official website for Jiachen Project (甲辰计划).☆59Updated 9 months ago
- ☆81Updated 4 months ago
- ☆30Updated 2 months ago
- NUDT 高级体系结构实验☆35Updated 11 months ago
- ☆122Updated 3 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆64Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated last year
- Documentation for XiangShan Design☆30Updated this week
- Documentation for XiangShan☆423Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 10 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- ☆64Updated 2 years ago