Alternatives and similar repositories for Bergamot:

Users that are interested in Bergamot are comparing it to the libraries listed below

• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆139Updated 4 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• OSCPU / ysyx-workbench
  ☆133Updated 5 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆133Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆57Updated 2 years ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated 10 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 11 months ago
• OSCPU / yosys-sta
  ☆53Updated last month
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆255Updated last month
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆168Updated 3 years ago
• OSCPU / ysyxSoC
  ☆79Updated last week
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• redlightASl / Notes
  ☆68Updated last month
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆54Updated 2 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated this week
• DawnCarol / DawnCarol
  ☆124Updated last week
• OSCPU / chisel-playground
  ☆59Updated 2 weeks ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆82Updated 4 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆133Updated this week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆28Updated 10 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆57Updated last year
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• OpenXiangShan / NEMU
  ☆258Updated this week
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆17Updated 6 months ago
• NJU-ProjectN / riscv-tests-am
  ☆13Updated 11 months ago