LoveLonelyTime / BergamotLinks
An exquisite superscalar RV32GC processor.
☆164Updated 11 months ago
Alternatives and similar repositories for Bergamot
Users that are interested in Bergamot are comparing it to the libraries listed below
Sorting:
- ☆159Updated 3 weeks ago
- NJU Virtual Board☆297Updated 4 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆181Updated 4 years ago
- ☆217Updated 3 months ago
- ☆214Updated last week
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆166Updated this week
- ☆40Updated 2 years ago
- ☆67Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆306Updated this week
- ☆89Updated last month
- ☆30Updated 6 months ago
- Official website for Jiachen Project (甲辰计划).☆62Updated this week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- ☆91Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆125Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- Documentation for XiangShan Design☆38Updated last week
- ☆36Updated 5 months ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆77Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 8 months ago
- NUDT 高级体系结构实验☆35Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated 3 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year