Alternatives and similar repositories for Bergamot

Users that are interested in Bergamot are comparing it to the libraries listed below

• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆162Updated 7 months ago
• OSCPU / ysyx-workbench
  ☆150Updated last month
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆171Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 9 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆172Updated 3 years ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆278Updated last month
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆17Updated 6 years ago
• ysyx-ta / ysyx-slides
  ☆28Updated last month
• OSCPU / yosys-sta
  ☆64Updated last month
• DawnCarol / DawnCarol
  ☆190Updated last month
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆145Updated last week
• OSCPU / ysyxSoC
  ☆86Updated last month
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆64Updated 3 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆62Updated last month
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 5 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated 3 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆117Updated 7 months ago
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆51Updated 2 years ago
• OpenXiangShan / NEMU
  ☆277Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated last month
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 8 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆220Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆198Updated 2 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year