LoveLonelyTime / BergamotLinks
An exquisite superscalar RV32GC processor.
☆161Updated 8 months ago
Alternatives and similar repositories for Bergamot
Users that are interested in Bergamot are comparing it to the libraries listed below
Sorting:
- ☆156Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- NJU Virtual Board☆291Updated 3 weeks ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- ☆67Updated last year
- ☆191Updated last year
- ☆206Updated 5 months ago
- ☆87Updated 2 weeks ago
- ☆30Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- 一生一芯的信息发布和内容网站☆133Updated last year
- ☆83Updated 5 months ago
- ☆40Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 7 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- ☆123Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- Documentation for XiangShan Design☆32Updated this week
- Official website for Jiachen Project (甲辰计划).☆59Updated 3 weeks ago
- Super fast RISC-V ISA emulator for XiangShan processor☆291Updated 2 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- NUDT 高级体系结构实验☆35Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆71Updated 5 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago