LoveLonelyTime / BergamotLinks
An exquisite superscalar RV32GC processor.
☆159Updated 6 months ago
Alternatives and similar repositories for Bergamot
Users that are interested in Bergamot are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- ☆156Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- ☆179Updated last year
- ☆66Updated 11 months ago
- NJU Virtual Board☆285Updated 3 weeks ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- ☆200Updated 3 months ago
- ☆38Updated last year
- ☆86Updated 3 months ago
- ☆74Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- Documentation for XiangShan Design☆29Updated 2 weeks ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆30Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated last year
- ☆122Updated 3 years ago
- Official website for Jiachen Project (甲辰计划).☆59Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- NUDT 高级体系结构实验☆35Updated 10 months ago
- ☆288Updated this week
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆37Updated 2 weeks ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Pick your favorite language to verify your chip.☆60Updated this week