zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-projectLinks
Spiking Neural Network Accelerator
☆15Updated 3 years ago
Alternatives and similar repositories for Spiking-Neural-Network-Accelerator-EE552-project
Users that are interested in Spiking-Neural-Network-Accelerator-EE552-project are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- 本工具用于 自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆34Updated 6 years ago
- ☆17Updated 4 years ago
- ☆27Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated 2 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆19Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆61Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- ☆31Updated 2 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆16Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago