zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-project
Spiking Neural Network Accelerator
☆15Updated 2 years ago
Alternatives and similar repositories for Spiking-Neural-Network-Accelerator-EE552-project:
Users that are interested in Spiking-Neural-Network-Accelerator-EE552-project are comparing it to the libraries listed below
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ☆31Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 4 years ago
- ☆26Updated 5 years ago
- ☆16Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated last year
- ☆17Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆55Updated last month
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 weeks ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- a Computing In Memory emULATOR framework☆10Updated 10 months ago
- ☆63Updated 6 years ago
- ☆71Updated 10 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago