zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-projectLinks
Spiking Neural Network Accelerator
☆15Updated 3 years ago
Alternatives and similar repositories for Spiking-Neural-Network-Accelerator-EE552-project
Users that are interested in Spiking-Neural-Network-Accelerator-EE552-project are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- ☆34Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆27Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- ☆17Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- ☆17Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- A systolic array matrix multiplier☆24Updated 5 years ago
- ☆29Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- ☆29Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago