freecores / pid_controllerLinks
PID controller
☆22Updated 11 years ago
Alternatives and similar repositories for pid_controller
Users that are interested in pid_controller are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆46Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆66Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- ☆39Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated 3 months ago
- ☆106Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last month
- Verilog wishbone components☆119Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 3 weeks ago
- I2C Master Verilog module☆34Updated 4 months ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago