PID controller
☆25Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for pid_controller
Users that are interested in pid_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆35Aug 31, 2020Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆37Nov 26, 2017Updated 8 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ESP32-P4 Ultra Low Power Processor Library for Arduino☆10Apr 22, 2026Updated 6 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Arduino style API for GD32 F1, GD32F3, GD32VF1, CH32F1, CH32V30x and STM32F1, FreeRTOS and Cmake build system included. Some rust was add…☆14Oct 25, 2026Updated last week
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- A fresh Multichannel Analyser app for the Red Pitaya☆19Jul 5, 2024Updated 2 years ago
- List of Internet scanner IPs by organization☆14Oct 25, 2026Updated last week
- Behavioural design of UART with a FIFO buffer in verilog☆13Aug 25, 2021Updated 5 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated last year
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆16Jan 15, 2024Updated 2 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- Testing tools (binary/text) for RS232, QTcpSocket, QLocalSocket☆13Dec 22, 2015Updated 10 years ago
- ☆14Jun 30, 2019Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An ASCII Header Generator for Network Protocols☆14Dec 12, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This tool convert qucs .sch files to kicad .sch files☆16Oct 11, 2011Updated 15 years ago
- ☆22Nov 7, 2019Updated 6 years ago
- Sublimerge is a Sublime Text 2 plugin which allows to diff and merge files DIRECTLY in the editor using graphical interface for that purp…☆16Dec 4, 2012Updated 13 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆87Nov 8, 2025Updated 11 months ago
- DC-SCM LTPI Reference Implementation☆27Jan 13, 2026Updated 9 months ago
- ☆14Oct 22, 2026Updated last week
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Real-time GUI display for the intensity graded FFT function using RTLSDR as an input device☆27Feb 22, 2021Updated 5 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆28Jan 26, 2020Updated 6 years ago
- High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board☆18Apr 17, 2020Updated 6 years ago
- LilyClaw (MimiClaw): Run OpenClaw on a $15 chip. No OS(Linux). No Node.js. No Mac mini. No Raspberry Pi. No VPS.😗Local-first memory. Sha…☆13Jul 26, 2026Updated 3 months ago
- PLENA: A Complete Hardware-software System for Efficient Long-context LLM Inference☆26Sep 29, 2026Updated last month
- Standalone Windows desktop tool to digitalize graphs☆13Mar 21, 2020Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago