freecores / pid_controllerLinks
PID controller
☆24Updated 11 years ago
Alternatives and similar repositories for pid_controller
Users that are interested in pid_controller are comparing it to the libraries listed below
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆69Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- FPGA Logic Analyzer and GUI☆145Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- MIPI DSI controller☆80Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆64Updated 6 months ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- An CAN bus Controller implemented in Verilog☆50Updated 10 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago