freecores / pid_controllerLinks
PID controller
☆20Updated 10 years ago
Alternatives and similar repositories for pid_controller
Users that are interested in pid_controller are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆44Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- UART 16550 core☆37Updated 10 years ago
- ☆70Updated 3 years ago
- QSPI for SoC☆22Updated 5 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- An CAN bus Controller implemented in Verilog☆46Updated 10 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆26Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Verilog SPI master and slave☆54Updated 9 years ago