PID controller
☆25Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for pid_controller
Users that are interested in pid_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆33Aug 31, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆26Sep 7, 2021Updated 4 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 8 months ago
- FIFO implementation with different clock domains for read and write.☆15Aug 17, 2021Updated 4 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- A fresh Multichannel Analyser app for the Red Pitaya☆19Jul 5, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆31Apr 23, 2019Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- This is a Terminate Stay Resident (TSR) program written in C and Assembler for MS-DOS that tracks keyboard usage over time.☆12Jun 20, 2016Updated 10 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- ☆22Jan 28, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Testing tools (binary/text) for RS232, QTcpSocket, QLocalSocket☆13Dec 22, 2015Updated 10 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- Real-time GUI display for the intensity graded FFT function using RTLSDR as an input device☆27Feb 22, 2021Updated 5 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 6 years ago
- An ASCII Header Generator for Network Protocols☆14Dec 12, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated 2 months ago
- An example of the implementation of an I2C slave device on STM32 with work through interruptions☆23Nov 20, 2023Updated 2 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ARM-CPU implemented verilog☆29Jan 13, 2024Updated 2 years ago
- PicoSigGen - Low cost arbitrary waveform generator☆31May 18, 2026Updated last month
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- MFM disk emulator ( ST506, ST412, ST225 ) based on DE10-Nano board☆13Aug 14, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago