PID controller
☆25Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for pid_controller
Users that are interested in pid_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆33Aug 31, 2020Updated 5 years ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- Arduino style API for GD32 F1, GD32F3, GD32VF1, CH32F1, CH32V30x and STM32F1, FreeRTOS and Cmake build system included. Some rust was add…☆14May 31, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆28Jun 4, 2026Updated last week
- PID controller on an FPGA with custom RS232 addressing protocol.☆26Sep 7, 2021Updated 4 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 8 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- A fresh Multichannel Analyser app for the Red Pitaya☆19Jul 5, 2024Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆31Apr 23, 2019Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- This is a Terminate Stay Resident (TSR) program written in C and Assembler for MS-DOS that tracks keyboard usage over time.☆13Jun 20, 2016Updated 9 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆22Jan 28, 2026Updated 4 months ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- This tool convert qucs .sch files to kicad .sch files☆15Oct 11, 2011Updated 14 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- Real-time GUI display for the intensity graded FFT function using RTLSDR as an input device☆27Feb 22, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- Open NPU is an open-source project dedicated to creating a flexible, extensible, and high-performance neural processing unit (NPU) archit…☆22Jun 20, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated last month
- An example of the implementation of an I2C slave device on STM32 with work through interruptions☆22Nov 20, 2023Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- This is STM32F429-Discovery and STM32F407 driver for OV7670, DCMI DMA SCCB Example☆18Jun 22, 2020Updated 5 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PicoSigGen - Low cost arbitrary waveform generator☆31May 18, 2026Updated 3 weeks ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- MFM disk emulator ( ST506, ST412, ST225 ) based on DE10-Nano board☆13Aug 14, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- WIP / POC for using the BL602 wifi blob from Rust for wifi and BLE connectivity☆24Mar 12, 2022Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago