freecores / turbo8051
turbo 8051
☆29Updated 7 years ago
Alternatives and similar repositories for turbo8051:
Users that are interested in turbo8051 are comparing it to the libraries listed below
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- UART 16550 core☆34Updated 10 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- 8051 core☆103Updated 10 years ago
- ☆19Updated 4 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- USB 1.1 PHY☆10Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations