freecores / turbo8051Links
turbo 8051
☆29Updated 8 years ago
Alternatives and similar repositories for turbo8051
Users that are interested in turbo8051 are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆72Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- 8051 core☆109Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆47Updated 4 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆29Updated 4 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- Verilog Repository for GIT☆34Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆52Updated 11 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- SDIO Device Verilog Core☆23Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆69Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- QSPI for SoC☆23Updated 6 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- ☆33Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- IP Cores that can be used within Vivado☆27Updated 4 years ago