freecores / turbo8051
turbo 8051
☆28Updated 7 years ago
Alternatives and similar repositories for turbo8051:
Users that are interested in turbo8051 are comparing it to the libraries listed below
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- USB 2.0 Device IP Core☆57Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Wishbone interconnect utilities☆38Updated last week
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆44Updated 7 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- I2C controller core☆38Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- UART 16550 core☆33Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago