freecores/robust_axi2apb external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

freecores/robust_axi2apb

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/freecores/robust_axi2apb)

Close

freecores / robust_axi2apbView on GitHubMore

• External links
• Readme badge

Generic AXI to APB bridge

☆13Jul 17, 2014Updated 11 years ago

Alternatives and similar repositories for robust_axi2apb

Users that are interested in robust_axi2apb are comparing it to the libraries listed below

• freecores / robust_axi2ahb

  View on GitHub
  Generic AXI to AHB bridge
  ☆18Jul 17, 2014Updated 11 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• pulp-platform / axi2apb

  View on GitHub
  ☆22Feb 22, 2020Updated 6 years ago
• mahmutefil / AXI2APB-Bridge-Design-and-Verification

  View on GitHub
  In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…
  ☆20Apr 11, 2022Updated 3 years ago
• freecores / robust_axi_fabric

  View on GitHub
  Generic AXI interconnect fabric
  ☆13Jul 17, 2014Updated 11 years ago
• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• freecores / ps2

  View on GitHub
  PS2 interface
  ☆18Dec 4, 2017Updated 8 years ago
• asveske / apb_vip

  View on GitHub
  APB VIP (UVM)
  ☆18Sep 6, 2018Updated 7 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• freecores / zet86

  View on GitHub
  Zet - The x86 (IA-32) open implementation
  ☆23Jul 17, 2014Updated 11 years ago
• mohanson / rv64

  View on GitHub
  RISC-V RV64IMAFDC(RV64GC) Emulator
  ☆21May 7, 2023Updated 2 years ago
• freecores / apbi2c

  View on GitHub
  APB to I2C
  ☆43Jul 17, 2014Updated 11 years ago
• KasuganoSoraaa / simple-AXI2AHB-bridge

  View on GitHub
  AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc
  ☆42Mar 17, 2022Updated 3 years ago
• freecores / xge_mac

  View on GitHub
  Ethernet 10GE MAC
  ☆46Jul 17, 2014Updated 11 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• lucky-wfw / ARM_AMBA_Design

  View on GitHub
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆139May 14, 2021Updated 4 years ago
• freecores / ddr3_sdram

  View on GitHub
  DDR3 SDRAM controller
  ☆18Jul 17, 2014Updated 11 years ago
• freecores / i2c

  View on GitHub
  I2C controller core
  ☆49Jan 1, 2023Updated 3 years ago
• freecores / theia_gpu

  View on GitHub
  Theia: ray graphic processing unit
  ☆20Jul 17, 2014Updated 11 years ago
• freecores / dma_ahb

  View on GitHub
  AHB DMA 32 / 64 bits
  ☆59Jul 17, 2014Updated 11 years ago
• openhwgroup / core-v-mcu-uvm

  View on GitHub
  CORE-V MCU UVM Environment and Test Bench
  ☆26Jul 19, 2024Updated last year
• jiegec / rocket-chip-vcu128

  View on GitHub
  Run Rocket Chip on VCU128
  ☆30Oct 21, 2025Updated 4 months ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• freecores / jtag

  View on GitHub
  JTAG Test Access Port (TAP)
  ☆37Jul 17, 2014Updated 11 years ago
• freecores / turbo8051

  View on GitHub
  turbo 8051
  ☆30Aug 30, 2017Updated 8 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• malapatipoojitha / AHB2APB-Bridge

  View on GitHub
  ☆10Aug 12, 2021Updated 4 years ago
• jhrozek / pam_hbac

  View on GitHub
  A simple pam account module to process HBAC rules stored on an IPA server
  ☆10May 14, 2018Updated 7 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• jchengX / MAC_BFM

  View on GitHub
  wifi
  ☆12Jun 13, 2017Updated 8 years ago
• matrixm-code / webqq

  View on GitHub
  一个简单的通过webqq实现QQ群发功能
  ☆10Mar 16, 2016Updated 9 years ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆13Aug 7, 2025Updated 7 months ago
• Verdvana / AXI4_Interconnect

  View on GitHub
  AXI总线连接器
  ☆105Mar 26, 2020Updated 5 years ago
• carlosedp / chiselv

  View on GitHub
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆107Feb 3, 2026Updated last month
• kendryte / caffe-workspace

  View on GitHub
  ☆11Jan 21, 2019Updated 7 years ago
• TranquilRock / RISC-V-PipelineCPU

  View on GitHub
  NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
  ☆11Jan 24, 2022Updated 4 years ago