WukLab / Clio
Clio, ASPLOS'22.
☆73Updated 3 years ago
Alternatives and similar repositories for Clio:
Users that are interested in Clio are comparing it to the libraries listed below
- ☆30Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- Arbitrary offloads for RDMA NICs☆89Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated last week
- Pin based tool for simulation of rack-scale disaggregated memory systems☆18Updated last month
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆44Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆13Updated 7 months ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- ☆26Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆63Updated 3 weeks ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- VANS: A validated NVRAM simulator☆27Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆27Updated 11 months ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- ☆68Updated last year
- CXL Memory Resource Kit top-level repository☆50Updated 2 years ago
- ☆96Updated last year
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆36Updated 2 years ago
- Fastswap, a fast swap system for far memory through RDMA☆80Updated last year
- MIND: In-Network Memory Management for Disaggregated Data Centers☆42Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- ☆33Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last week
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 7 months ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆149Updated this week