BAO-Rongxin / Intelligent-BLDC-driverLinks
The project includes codes, specification, presentation and other information.
☆26Updated 5 years ago
Alternatives and similar repositories for Intelligent-BLDC-driver
Users that are interested in Intelligent-BLDC-driver are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆64Updated 9 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆57Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆67Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆28Updated 4 months ago
- ☆149Updated last week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated this week
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆111Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆165Updated last year
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆211Updated 2 years ago
- OpenXuantie - OpenE902 Core☆159Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆23Updated 2 years ago