BAO-Rongxin / Intelligent-BLDC-driverLinks
The project includes codes, specification, presentation and other information.
☆26Updated last week
Alternatives and similar repositories for Intelligent-BLDC-driver
Users that are interested in Intelligent-BLDC-driver are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆134Updated last month
- Cortex M0 based SoC☆76Updated 4 years ago
- ☆64Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆294Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆33Updated 2 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆74Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- OpenSource HummingBird RISC-V Software Development Kit☆170Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆202Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆334Updated 2 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 4 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆85Updated 10 months ago
- An AXI DDR3 SDRAM controller for FPGA☆44Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- ☆153Updated 2 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆119Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆223Updated 2 years ago
- I2C Master and Slave☆38Updated 10 years ago
- ☆66Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆27Updated 2 years ago