The project includes codes, specification, presentation and other information.
☆27Feb 2, 2026Updated 3 months ago
Alternatives and similar repositories for Intelligent-BLDC-driver
Users that are interested in Intelligent-BLDC-driver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 4 years ago
- 【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目☆28Mar 21, 2023Updated 3 years ago
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Aug 23, 2023Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- GPU-accelerated LLM Training Simulator☆18Jun 26, 2025Updated 10 months ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 使用C语言结合单片机一步一步实现FOC算法控制BLDC电机 Implementing FOC algorithm step by step to control BLDC motor using C language combined with microcontroll…☆26Feb 20, 2024Updated 2 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆22Dec 2, 2024Updated last year
- ☆13May 21, 2019Updated 6 years ago
- Fused wheel odometer and monocular camera by using EKF to achieve posioning☆15Dec 7, 2019Updated 6 years ago
- 磁场矢量控制云台电机程序，使用MT6813获取位置角度，使用uart串口实现modbus RTU通讯，电流环16K，速度环8K，位置环4K，STM32F103C8T6主控，开发环境keil☆12Sep 10, 2024Updated last year
- 第八届集创赛紫光同创杯音频处理国家二等奖☆26Oct 15, 2024Updated last year
- Ubuntu 10.04 kernel 2.6.32-kdev☆16Apr 24, 2025Updated last year
- 单向逆变器并联，并网设计☆19Jul 10, 2024Updated last year
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- ☆14Oct 8, 2016Updated 9 years ago
- 2023年电赛A题sogi鉴相加pll锁相dq解耦电流环控制☆15Sep 8, 2023Updated 2 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- ImaxB6 new firmware☆23Jul 14, 2017Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- embARC BSP for DesignWare® ARC® EM Starter Kit (EMSK)☆14Nov 12, 2019Updated 6 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- 无刷直流电机方波驱动程序，stm32f4驱动两个无刷电机☆17Dec 16, 2017Updated 8 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆210Sep 15, 2023Updated 2 years ago
- 四轴飞行器飞控算法☆23Aug 26, 2019Updated 6 years ago