BAO-Rongxin / Intelligent-BLDC-driver
The project includes codes, specification, presentation and other information.
☆25Updated 4 years ago
Alternatives and similar repositories for Intelligent-BLDC-driver:
Users that are interested in Intelligent-BLDC-driver are comparing it to the libraries listed below
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- practice configure AHB-Lite bus protocol☆12Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆33Updated last year
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 2 weeks ago
- ☆36Updated 9 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ☆62Updated 2 months ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- I2C Master and Slave☆33Updated 9 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- ☆36Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆171Updated last year
- ☆23Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- Implement a bitonic sorting network on FPGA☆42Updated 3 years ago