BAO-Rongxin / Intelligent-BLDC-driver
The project includes codes, specification, presentation and other information.
☆24Updated 4 years ago
Alternatives and similar repositories for Intelligent-BLDC-driver:
Users that are interested in Intelligent-BLDC-driver are comparing it to the libraries listed below
- Cortex M0 based SoC☆72Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated last month
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆78Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆140Updated last year
- 视频旋转(2019FPGA大赛)☆31Updated 4 years ago
- ☆35Updated 9 years ago
- ☆18Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 10 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- Open IP in Hardware Description Language.☆18Updated last year
- Interface Protocol in Verilog☆49Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- ☆57Updated 9 years ago
- ☆18Updated 3 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- commit rtl and build cosim env☆14Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆102Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆96Updated 5 months ago
- I2C Master and Slave☆32Updated 9 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆22Updated last year
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆129Updated 4 months ago