A simple UVM project. The DUT(RTL) is a simple amplifier.
☆10Sep 28, 2022Updated 4 years ago
Alternatives and similar repositories for UVM_example-amplifier
Users that are interested in UVM_example-amplifier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- ☆27May 31, 2021Updated 5 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 7 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆13Nov 17, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- ☆13Mar 14, 2023Updated 3 years ago
- ☆11Sep 21, 2016Updated 10 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- ☆11Oct 9, 2023Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆72Feb 21, 2020Updated 6 years ago
- 基于web的在线人脸识别系统☆15Jan 21, 2019Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆69Oct 19, 2023Updated 3 years ago
- Display Stream Compression 1.2a☆17Oct 18, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆19Dec 19, 2018Updated 7 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 8 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- this is the K-means algorithm in Matlab language using the old faithful dataset☆12Oct 18, 2016Updated 10 years ago
- An AES 128-bit encryption/decryption library suitable for embed system or study☆16May 20, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 10 months ago
- Smart emoji picker supports any custom memes you provide.☆14Dec 3, 2018Updated 7 years ago
- Encapsulate Xilinx PetaLinux tools 14.04 into docker image☆14Jun 25, 2018Updated 8 years ago
- This is a Mini OS based on Linux include kernel/rootfs and some essential libraries and daemons.☆15May 12, 2024Updated 2 years ago
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆17Apr 29, 2020Updated 6 years ago
- ☆16Jul 1, 2026Updated 3 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆25Nov 7, 2022Updated 3 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆30Jul 30, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆16Aug 15, 2020Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆28Oct 19, 2026Updated last week
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 3 years ago
- cdirs 用于在linux中快速切换目录,对庞大的项目工程效果显著.其基于标签且无缝取代cd命令,学习成本非常低☆11Aug 29, 2019Updated 7 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆28Dec 17, 2022Updated 3 years ago