☆21Apr 28, 2021Updated 4 years ago
Alternatives and similar repositories for my_CortexM3
Users that are interested in my_CortexM3 are comparing it to the libraries listed below
Sorting:
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- Cortex M0 based SoC☆76Sep 9, 2021Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated last month
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- ☆11May 31, 2016Updated 9 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Nov 3, 2022Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- This is a repository of SR_super_solution☆11Mar 18, 2020Updated 5 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- DRSAN repository☆10Aug 1, 2022Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆14Aug 10, 2023Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 基于乐鑫 ESP32/ESP32-S2/S3 开发的小型无人机解决方案、基于北京理工大学自动化学院OLDX多旋翼开发平台（OLDX-FC）、基于正点原子ATK-F405☆21Apr 22, 2023Updated 2 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- ☆10Aug 24, 2023Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Arduino sketch to control the servos of an RC ornithopter.☆14Apr 26, 2023Updated 2 years ago