ian-lab / my_CortexM3Links
☆21Updated 4 years ago
Alternatives and similar repositories for my_CortexM3
Users that are interested in my_CortexM3 are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- ☆38Updated 10 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- FPGA和USB3.0桥片实现USB3.0通信☆77Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆22Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计☆12Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆28Updated last week
- Peripheral Interface of FPGA☆40Updated 4 years ago
- FPGAandLAN☆28Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目