ian-lab / my_CortexM3Links
☆21Updated 4 years ago
Alternatives and similar repositories for my_CortexM3
Users that are interested in my_CortexM3 are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- ☆37Updated 10 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆52Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆36Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆51Updated last week
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- ☆64Updated 8 months ago
- ☆68Updated 9 years ago
- UVM实战随书源码☆54Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- ☆20Updated 3 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- FPGAandLAN☆28Updated 4 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Updated 6 years ago
- Peripheral Interface of FPGA☆40Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago