xiesicong / Cortex_m0Links
Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆25Updated 4 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below
Sorting:
- 【例程】国产高云FPGA 开发板及其工程☆32Updated 10 months ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- QSPI for SoC☆22Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆26Updated last month
- ☆64Updated 6 months ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆36Updated 9 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆69Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- I2C Master and Slave☆38Updated 10 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- ☆31Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 8 years ago
- fpga based nes box☆32Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆12Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆208Updated last year
- Cortex M0 based SoC☆74Updated 3 years ago