xiesicong / Cortex_m0Links
Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆26Updated 4 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below
Sorting:
- 【例程】国产高云FPGA 开发板及其工程☆36Updated last year
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆28Updated 3 months ago
- QSPI for SoC☆22Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 3 weeks ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆21Updated 2 years ago
- ☆64Updated 8 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆73Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- ☆37Updated 10 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆16Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- Verilog SPI master and slave☆59Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- I2C Master and Slave☆37Updated 10 years ago