xiesicong / Cortex_m0Links
Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆26Updated 4 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below
Sorting:
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last week
- USB 2.0 Device IP Core☆74Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- QSPI for SoC☆23Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- ☆64Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated 2 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆85Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- SPI Slave for FPGA in Verilog and VHDL☆221Updated last year
- I2C Master and Slave☆38Updated 10 years ago
- ☆38Updated 10 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆202Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- 通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可☆17Updated 6 months ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- ☆34Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆38Updated 5 years ago