xiesicong / Cortex_m0Links
Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆25Updated 4 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below
Sorting:
- 【例程】国产高云FPGA 开发板及其工程☆33Updated 10 months ago
- FPGA Technology Exchange Group相关文件管理☆47Updated 3 weeks ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- QSPI for SoC☆22Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆26Updated 2 months ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- ☆36Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆71Updated 3 years ago
- ☆64Updated 7 months ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆16Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆186Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- I2C Master and Slave☆38Updated 10 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII,用来…☆92Updated last year