xiesicong / Cortex_m0Links
Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆23Updated 4 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆67Updated 7 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- Verilog SPI master and slave☆54Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- ☆36Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆25Updated last week
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM ,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- I2C controller core☆43Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- QSPI for SoC☆22Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- UART -> AXI Bridge☆61Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated 2 years ago