Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆26Mar 15, 2021Updated 5 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Nov 13, 2022Updated 3 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 5 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆41Dec 24, 2020Updated 5 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Animals classification using CNN☆10Aug 29, 2019Updated 6 years ago
- ☆25Mar 18, 2023Updated 3 years ago
- C library for ECC-SM2 public encrypt☆10Dec 17, 2016Updated 9 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Cortex M0 based SoC☆77Sep 9, 2021Updated 4 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Full State Quantum Circuit Simulation Beyond Memory Limit☆16Aug 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆16Oct 25, 2017Updated 8 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Jul 28, 2023Updated 2 years ago
- KYSM4是一个基于SM4国密算法的Objective-C的国密SM4算法类库☆11Mar 7, 2019Updated 7 years ago
- DIY Jlink V9 debugger☆32Dec 29, 2020Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- fpga读取摄像头数据上传到上位机，720P@60Hz☆20Mar 15, 2021Updated 5 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆199Oct 9, 2019Updated 6 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated last year
- ☆21Sep 26, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- The API for UAV by PowerVision☆10Jan 11, 2018Updated 8 years ago
- CH32V307的CLion开发环境。包含了一个移植好的FreeRTOS及FATFS例程和Hardfault自动追踪分析程序。CLion development environment for CH32V307. A ported FreeRTOS routine is i…☆24Oct 28, 2023Updated 2 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)☆34Mar 15, 2022Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- AHB DMA 32 / 64 bits☆61Jul 17, 2014Updated 11 years ago
- Verification IP for APB protocol☆34Sep 9, 2020Updated 5 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆47Feb 2, 2026Updated 3 months ago
- ☆11Jun 28, 2020Updated 5 years ago