xiesicong / Cortex_m0Links
Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
☆23Updated 4 years ago
Alternatives and similar repositories for Cortex_m0
Users that are interested in Cortex_m0 are comparing it to the libraries listed below
Sorting:
- ☆64Updated 6 months ago
- ☆20Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆68Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆25Updated 3 weeks ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆30Updated 9 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- SPI Slave for FPGA in Verilog and VHDL☆203Updated last year
- Peripheral Interface of FPGA☆38Updated 4 years ago
- ☆36Updated 9 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆218Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆129Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆182Updated last year
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- QSPI for SoC☆22Updated 5 years ago
- ☆28Updated 4 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆71Updated last year
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆285Updated last year
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago