gatecat / hrtLinks
Hot Reconfiguration Technology demo
☆40Updated 3 years ago
Alternatives and similar repositories for hrt
Users that are interested in hrt are comparing it to the libraries listed below
Sorting:
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆71Updated last week
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- 妖刀夢渡☆59Updated 6 years ago
- An FPGA reverse engineering and documentation project☆53Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- ☆61Updated last year
- Exploring gate level simulation☆58Updated 4 months ago
- PicoRV☆44Updated 5 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 6 months ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago