gatecat / hrtLinks
Hot Reconfiguration Technology demo
☆40Updated 3 years ago
Alternatives and similar repositories for hrt
Users that are interested in hrt are comparing it to the libraries listed below
Sorting:
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- An FPGA reverse engineering and documentation project☆58Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆73Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- IceCore Ice40 HX based modular core☆45Updated 4 years ago