Hot Reconfiguration Technology demo
☆42Aug 23, 2022Updated 3 years ago
Alternatives and similar repositories for hrt
Users that are interested in hrt are comparing it to the libraries listed below
Sorting:
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆20Nov 29, 2025Updated 3 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- The Critical Path - a rambly FPGA blog☆51Sep 4, 2020Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated last month
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- PawPad programming header☆18Mar 9, 2023Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago