Hot Reconfiguration Technology demo
☆42Aug 23, 2022Updated 4 years ago
Alternatives and similar repositories for hrt
Users that are interested in hrt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 2 months ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 months ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 9 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 11 months ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 4 years ago
- PawPad programming header☆18Mar 9, 2023Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆91Aug 13, 2021Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆153Jul 19, 2026Updated last month
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 5 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Aug 25, 2019Updated 7 years ago
- FPGA Odysseus with ULX3S☆73Nov 1, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- memory-mapped registers for x86_64 systems☆37May 18, 2021Updated 5 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago