gatecat / hrtLinks
Hot Reconfiguration Technology demo
☆42Updated 3 years ago
Alternatives and similar repositories for hrt
Users that are interested in hrt are comparing it to the libraries listed below
Sorting:
- Industry standard I/O for Amaranth HDL☆31Updated last week
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- My pergola FPGA projects☆30Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Unofficial Yosys WebAssembly packages☆76Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- Exploring gate level simulation☆58Updated 9 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- An FPGA reverse engineering and documentation project☆65Updated this week
- 妖刀夢渡☆63Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- DVI video out example for prjtrellis☆17Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last week
- PicoRV☆43Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Updated 6 years ago
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 11 months ago
- Board and connector definition files for nMigen☆30Updated 5 years ago