gatecat / hrt
Hot Reconfiguration Technology demo
☆39Updated 2 years ago
Alternatives and similar repositories for hrt:
Users that are interested in hrt are comparing it to the libraries listed below
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- ☆22Updated 3 years ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 3 weeks ago
- 妖刀夢渡☆59Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- PicoRV☆44Updated 5 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- My pergola FPGA projects☆30Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆78Updated this week
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 4 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago