gatecat / hrt

Related projects ⓘ

Alternatives and complementary repositories for hrt

• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆26Updated last month
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 11 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆47Updated this week
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆24Updated 3 years ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 3 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆34Updated last year
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 2 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆32Updated last week
• mattvenn / xor_vga_fpga
  playing with XOR video patterns on an FPGA
  ☆13Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated last month
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆74Updated last year
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆13Updated 3 years ago
• prjunnamed / prjcombine
  ☆12Updated this week
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• butterstick-fpga / butterstick-bootloader
  LiteX project for the ButterStick bootloader
  ☆13Updated last year
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆36Updated 3 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆84Updated 2 weeks ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated 10 months ago
• whitequark / prjbureau
  Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms
  ☆50Updated last year
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆39Updated 6 months ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated 2 months ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆56Updated 5 years ago