enjoy-digital / pcie_analyzer
PCIe analyzer experiments
☆49Updated 4 years ago
Alternatives and similar repositories for pcie_analyzer:
Users that are interested in pcie_analyzer are comparing it to the libraries listed below
- ☆33Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- PicoRV☆44Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- A padring generator for ASICs☆24Updated last year
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- Virtual development board for HDL design☆40Updated last year
- Open Source AES☆31Updated 9 months ago
- Extensible FPGA control platform☆55Updated last year
- Small footprint and configurable SPI core☆40Updated last week
- ☆22Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆52Updated last year
- Small footprint and configurable JESD204B core☆40Updated last week
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated last month
- ☆39Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 8 months ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆39Updated this week