enjoy-digital / pcie_analyzer
PCIe analyzer experiments
☆45Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for pcie_analyzer
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Small footprint and configurable SPI core☆39Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- ☆32Updated last year
- ☆22Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Virtual development board for HDL design☆39Updated last year
- Bitstream relocation and manipulation tool.☆39Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆51Updated last year
- ☆39Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆24Updated 5 years ago
- Open Source AES☆31Updated 7 months ago
- PicoRV☆43Updated 4 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆62Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 3 years ago
- Naive Educational RISC V processor☆71Updated 3 weeks ago
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆85Updated 5 years ago
- Spen's Official OpenOCD Mirror☆47Updated 8 months ago
- 妖刀夢渡☆56Updated 5 years ago