Alternatives and similar repositories for easynic

Users that are interested in easynic are comparing it to the libraries listed below

• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 6 years ago
• Netronome / nic-firmware
  CoreNIC: a flexible SR-IOV SmartNIC firmware implementation supporting BPF and stateless offloads.
  ☆98Updated 4 years ago
• Netnod / FPGA_NTP_SERVER
  A FPGA implementation of the NTP and NTS protocols
  ☆60Updated 2 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆17Updated 6 years ago
• esbullington / snabbp4
  p4 language running on Snabb Switch (work-in-progress)
  ☆12Updated 9 years ago
• adamgreig / daqnet
  ☆63Updated 5 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• litex-hub / litevideo
  Small footprint and configurable video cores (Deprecated)
  ☆73Updated 4 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated 3 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 11 months ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated 2 months ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆69Updated last week
• NetFPGA / NetFPGA-SUME-public
  NetFPGA-SUME public repository
  ☆113Updated 10 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆44Updated 8 months ago
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆26Updated 5 years ago
• CESNET / ndk-fpga
  Network Development Kit (NDK) for FPGA cards with example application
  ☆68Updated 3 weeks ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated 2 years ago
• grg / parser-gen
  Network packet parser generator
  ☆53Updated 5 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆14Updated 5 years ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆17Updated 5 years ago
• daveshah1 / nextpnr
  nextpnr portable FPGA place and route tool
  ☆11Updated 5 years ago
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• swetland / os-workshop
  Some materials and sample source for RV32 OS projects.
  ☆21Updated 3 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆89Updated 8 years ago