lukego / easynicLinks
EasyNIC: an easy-to-use host interface for network cards
☆43Updated 7 years ago
Alternatives and similar repositories for easynic
Users that are interested in easynic are comparing it to the libraries listed below
Sorting:
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- CoreNIC: a flexible SR-IOV SmartNIC firmware implementation supporting BPF and stateless offloads.☆98Updated 4 years ago
- A FPGA implementation of the NTP and NTS protocols☆60Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆44Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- p4 language running on Snabb Switch (work-in-progress)☆12Updated 9 years ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- NetFPGA-SUME public repository☆112Updated 10 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆54Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Updated 8 years ago
- ☆61Updated 2 years ago
- ☆63Updated 5 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Updated 7 years ago
- IP submodules, formatted for easier CI integration☆30Updated 2 months ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- chipy hdl☆17Updated 7 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago