lukego / easynicLinks
EasyNIC: an easy-to-use host interface for network cards
☆43Updated 7 years ago
Alternatives and similar repositories for easynic
Users that are interested in easynic are comparing it to the libraries listed below
Sorting:
- An open standard Cache Coherent Fabric Interface repository☆67Updated 5 years ago
- CoreNIC: a flexible SR-IOV SmartNIC firmware implementation supporting BPF and stateless offloads.☆99Updated 4 years ago
- A FPGA implementation of the NTP and NTS protocols☆59Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆16Updated 5 years ago
- ☆64Updated 5 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆42Updated 4 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- chipy hdl☆17Updated 7 years ago
- NetFPGA-SUME public repository☆114Updated 10 years ago
- ☆61Updated last year
- Yet Another VHDL tool☆31Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Modular framework for TCP specification conformance testing☆19Updated 5 years ago
- p4 language running on Snabb Switch (work-in-progress)☆12Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year
- Network packet parser generator☆52Updated 4 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- ☆27Updated 5 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago