lambdaconcept / lambdaUSBLinks
A configurable USB 2.0 device core
☆32Updated 5 years ago
Alternatives and similar repositories for lambdaUSB
Users that are interested in lambdaUSB are comparing it to the libraries listed below
Sorting:
- Simplified environment for litex☆14Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated last month
- ☆45Updated 3 years ago
- ☆44Updated 10 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- ☆20Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- I want to learn [n]Migen.☆44Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- CRUVI Standard Specifications☆20Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year