lambdaconcept / lambdaUSB
A configurable USB 2.0 device core
☆30Updated 4 years ago
Alternatives and similar repositories for lambdaUSB:
Users that are interested in lambdaUSB are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- A padring generator for ASICs☆24Updated last year
- ☆20Updated 2 years ago
- Small footprint and configurable SPI core☆40Updated last week
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- ☆43Updated 9 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- SD device emulator from ProjectVault☆15Updated 5 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 9 months ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- ☆12Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 8 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆35Updated 2 years ago
- ☆44Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Wishbone bridge over SPI☆11Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- ☆17Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- CRUVI Standard Specifications☆17Updated 8 months ago