lambdaconcept / lambdaUSBLinks
A configurable USB 2.0 device core
☆32Updated 5 years ago
Alternatives and similar repositories for lambdaUSB
Users that are interested in lambdaUSB are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- Simplified environment for litex☆14Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Nitro USB FPGA core☆86Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- ☆44Updated 10 months ago
- ☆20Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- ☆45Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago