A configurable USB 2.0 device core
☆32Jun 12, 2020Updated 5 years ago
Alternatives and similar repositories for lambdaUSB
Users that are interested in lambdaUSB are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 3 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated this week
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- Fixed point math library for SystemVerilog☆40Nov 14, 2024Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- JTAG reverse engineering software for FTDI compatible cables☆54Oct 26, 2014Updated 11 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago