lambdaconcept / lambdaUSB
A configurable USB 2.0 device core
☆30Updated 4 years ago
Alternatives and similar repositories for lambdaUSB:
Users that are interested in lambdaUSB are comparing it to the libraries listed below
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- ☆44Updated last month
- Small footprint and configurable SPI core☆41Updated 3 months ago
- ☆20Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ☆41Updated 4 years ago
- ☆45Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ☆22Updated 3 years ago
- sample VCD files☆36Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year