stevenbell / csirx
Open-source CSI-2 receiver for Xilinx UltraScale parts
☆37Updated 5 years ago
Alternatives and similar repositories for csirx
Users that are interested in csirx are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- ☆41Updated 5 years ago
- Xilinx Unisim Library in Verilog☆77Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- A padring generator for ASICs☆25Updated last year
- ☆20Updated 2 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- assorted library of utility cores for amaranth HDL☆88Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago