stevenbell / csirxLinks
Open-source CSI-2 receiver for Xilinx UltraScale parts
☆37Updated 6 years ago
Alternatives and similar repositories for csirx
Users that are interested in csirx are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- ☆42Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- ☆20Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- ☆26Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Wishbone controlled I2C controllers☆52Updated 10 months ago