stevenbell / csirx
Open-source CSI-2 receiver for Xilinx UltraScale parts
☆35Updated 5 years ago
Alternatives and similar repositories for csirx:
Users that are interested in csirx are comparing it to the libraries listed below
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Wishbone interconnect utilities☆38Updated 8 months ago
- Extensible FPGA control platform☆56Updated last year
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ☆20Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆40Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- USB Full Speed PHY☆39Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- A padring generator for ASICs☆24Updated last year
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- MIPI CSI-2 RX☆30Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- sample VCD files☆36Updated 11 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 6 months ago