stevenbell / csirxLinks
Open-source CSI-2 receiver for Xilinx UltraScale parts
☆37Updated 6 years ago
Alternatives and similar repositories for csirx
Users that are interested in csirx are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- Extensible FPGA control platform☆62Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Wishbone interconnect utilities☆41Updated 7 months ago
- Wishbone controlled I2C controllers☆52Updated 10 months ago
- Flip flop setup, hold & metastability explorer tool☆48Updated 2 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Docker Development Environment for SpinalHDL☆20Updated last year
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- ☆41Updated 5 years ago
- ☆26Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- Generic Logic Interfacing Project☆47Updated 5 years ago
- ☆12Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- Adding PR to the PYNQ Overlay☆18Updated 8 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- ☆20Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago