C++ 17 Hardware abstraction layer generator from systemrdl
☆16Jul 2, 2026Updated 3 weeks ago
Alternatives and similar repositories for PeakRDL-halcpp
Users that are interested in PeakRDL-halcpp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 28, 2026Updated 4 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 8 months ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 3 months ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Control and status register code generator toolchain☆201Jul 14, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CMake based hardware build system☆44Jul 22, 2026Updated last week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆83Mar 28, 2026Updated 4 months ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Import and export IP-XACT XML register models☆38Nov 5, 2025Updated 8 months ago
- Python G-CODE metadata parsing library☆12Oct 6, 2025Updated 9 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆312Jun 19, 2026Updated last month
- ☆13Jul 20, 2026Updated last week
- ☆13May 15, 2021Updated 5 years ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Command-line tool for tracking your day-to-day software development work☆18May 8, 2022Updated 4 years ago
- A toy stack based language vm in rust.☆15Apr 11, 2018Updated 8 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆12Aug 1, 2023Updated 2 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Class for processing SVD documents and transforming those into dictionary☆12May 24, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆17May 23, 2026Updated 2 months ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- Vectoring code for a three wheel omni chassis.☆18Sep 17, 2020Updated 5 years ago
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 10 months ago
- Hardcaml Verification Tools☆20Jul 10, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- Conda + KLayout☆11Aug 21, 2022Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- ☆13Jan 25, 2023Updated 3 years ago
- ☆12Updated this week
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 10 years ago