C++ 17 Hardware abstraction layer generator from systemrdl
☆16Jun 30, 2026Updated last week
Alternatives and similar repositories for PeakRDL-halcpp
Users that are interested in PeakRDL-halcpp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 7 months ago
- ☆15Mar 28, 2026Updated 3 months ago
- CMake based hardware build system☆44Updated this week
- Control and status register code generator toolchain☆198May 5, 2026Updated 2 months ago
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 8 months ago
- Python G-CODE metadata parsing library☆12Oct 6, 2025Updated 9 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆311Jun 19, 2026Updated 2 weeks ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 4 years ago
- ☆12Dec 10, 2025Updated 6 months ago
- ☆13May 15, 2021Updated 5 years ago
- Command-line tool for tracking your day-to-day software development work☆18May 8, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆10Dec 17, 2022Updated 3 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Class for processing SVD documents and transforming those into dictionary☆12May 24, 2019Updated 7 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Hardcaml Verification Tools☆19May 18, 2026Updated last month
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 4 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆12Updated this week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Conda + KLayout☆11Aug 21, 2022Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆54Oct 31, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jan 25, 2023Updated 3 years ago
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 10 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago