C++ 17 Hardware abstraction layer generator from systemrdl
☆15Apr 12, 2026Updated last month
Alternatives and similar repositories for PeakRDL-halcpp
Users that are interested in PeakRDL-halcpp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆19Nov 12, 2025Updated 6 months ago
- ☆15Mar 28, 2026Updated 2 months ago
- CMake based hardware build system☆40May 21, 2026Updated last week
- Control and status register code generator toolchain☆195May 5, 2026Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 6 months ago
- Python G-CODE metadata parsing library☆12Oct 6, 2025Updated 7 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆307May 19, 2026Updated last week
- RISC-V Virtual Prototype☆47Oct 1, 2021Updated 4 years ago
- ☆13May 15, 2021Updated 5 years ago
- ☆12Dec 10, 2025Updated 5 months ago
- Command-line tool for tracking your day-to-day software development work☆18May 8, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A toy stack based language vm in rust.☆15Apr 11, 2018Updated 8 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- Class for processing SVD documents and transforming those into dictionary☆12May 24, 2019Updated 7 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Hardcaml Verification Tools☆15May 18, 2026Updated last week
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 8 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆12May 21, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Conda + KLayout☆11Aug 21, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-Hardware CGRA for accelerated computation on the edge.☆51Oct 31, 2025Updated 6 months ago
- ☆13Jan 25, 2023Updated 3 years ago
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 10 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 7 months ago