C++ 17 Hardware abstraction layer generator from systemrdl
☆14Mar 24, 2026Updated this week
Alternatives and similar repositories for PeakRDL-halcpp
Users that are interested in PeakRDL-halcpp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Nov 15, 2025Updated 4 months ago
- CMake based hardware build system☆36Updated this week
- Control and status register code generator toolchain☆182Updated this week
- SystemRDL 2.0 language compiler front-end☆275Updated this week
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Python G-CODE metadata parsing library☆12Oct 6, 2025Updated 5 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Updated this week
- ☆11Dec 10, 2025Updated 3 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- Hardcaml Verification Tools☆15Jan 15, 2026Updated 2 months ago
- Class for processing SVD documents and transforming those into dictionary☆12May 24, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 6 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆12Updated this week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆18May 26, 2021Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 6 years ago
- Conda + KLayout☆11Aug 21, 2022Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆49Oct 31, 2025Updated 4 months ago
- ☆12Jan 25, 2023Updated 3 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 9 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Mar 13, 2022Updated 4 years ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Jun 22, 2017Updated 8 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated 3 weeks ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago