sangwoojun / bluedbm
BlueDBM hw/sw implementation using the bluespecpcie PCIe library
☆11Updated 2 years ago
Alternatives and similar repositories for bluedbm:
Users that are interested in bluedbm are comparing it to the libraries listed below
- A device driver for BlueDBM☆9Updated 4 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆19Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 11 months ago
- ☆33Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆12Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆28Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- Clio, ASPLOS'22.☆73Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆62Updated last month
- Pin based tool for simulation of rack-scale disaggregated memory systems☆17Updated 3 weeks ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆14Updated last year
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 2 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- ☆30Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago