eml-eda / plinio
A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks
☆41Updated last month
Alternatives and similar repositories for plinio:
Users that are interested in plinio are comparing it to the libraries listed below
- Efficient Decision tree Ensembles libary for IoT edge nodes☆16Updated 2 months ago
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆17Updated 2 weeks ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆31Updated 3 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆81Updated last month
- Torch2Chip (MLSys, 2024)☆51Updated 2 weeks ago
- ☆20Updated this week
- A library to train and deploy quantised Deep Neural Networks☆22Updated 3 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated last month
- FPGA based Vision Transformer accelerator (Harvard CS205)☆106Updated last month
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆79Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆124Updated last year
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆137Updated last month
- ☆11Updated 2 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆113Updated 10 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆25Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆82Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆12Updated 11 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆50Updated last year
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆41Updated 5 years ago
- A survey on Hardware Accelerated LLMs☆50Updated 2 months ago
- ☆54Updated this week
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated 2 months ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- DNN Compiler for Heterogeneous SoCs☆32Updated last week
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆43Updated 2 months ago