eml-eda / plinio
A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks
☆40Updated last week
Alternatives and similar repositories for plinio:
Users that are interested in plinio are comparing it to the libraries listed below
- Efficient Decision tree Ensembles libary for IoT edge nodes☆14Updated last month
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆13Updated this week
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆30Updated 2 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 2 weeks ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆103Updated 9 months ago
- ☆50Updated this week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆104Updated 2 weeks ago
- ☆11Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- Torch2Chip (MLSys, 2024)☆51Updated 3 weeks ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆133Updated last week
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- Low Precision(quantized) Yolov5☆34Updated this week
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- DNN Compiler for Heterogeneous SoCs☆26Updated this week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆46Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆103Updated last year
- ☆27Updated 3 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- A library to train and deploy quantised Deep Neural Networks☆21Updated 2 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆18Updated 11 months ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆137Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 3 weeks ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆29Updated 7 months ago