bytedance / emuMonitorLinks
emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.
☆14Updated last year
Alternatives and similar repositories for emuMonitor
Users that are interested in emuMonitor are comparing it to the libraries listed below
Sorting:
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆191Updated 2 weeks ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- A verilog implementation for Network-on-Chip☆80Updated 8 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆145Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Updated 5 years ago
- ☆82Updated 11 years ago
- SystemVerilog modules and classes commonly used for verification☆57Updated last month
- Some useful documents of Synopsys☆96Updated 4 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 3 months ago
- ☆70Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆267Updated last week
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆28Updated last year
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆115Updated 5 years ago
- ☆66Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 5 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆137Updated last week
- This is for uvm_tb_gen☆51Updated 11 months ago
- Learn systemC with examples☆130Updated 3 years ago
- make your verilog DUT test more smart☆22Updated 9 years ago
- Network on Chip Implementation written in SytemVerilog☆198Updated 3 years ago
- ☆13Updated 4 years ago
- A repository for SystemC Learning examples☆73Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆220Updated 7 months ago
- JSON lib in Systemverilog☆44Updated 3 years ago