An Automatic Synthesis Tool for PIM-based CNN Accelerators.
☆16Feb 29, 2024Updated 2 years ago
Alternatives and similar repositories for PIMSYN-NN
Users that are interested in PIMSYN-NN are comparing it to the libraries listed below
Sorting:
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆18Jun 12, 2025Updated 8 months ago
- ☆12Aug 18, 2023Updated 2 years ago
- ☆60Feb 29, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆15Nov 11, 2025Updated 3 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- UC Berkeley CS152 Computer Architecture and Engineering Labs☆26Jun 17, 2020Updated 5 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆117Oct 29, 2025Updated 4 months ago
- ☆34Jun 7, 2021Updated 4 years ago
- Pursuing the best performance of linear solver in circuit simulation☆41Feb 15, 2026Updated 3 weeks ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- ☆11Jun 11, 2021Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45May 25, 2024Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- CyberGuard机场官网地址☆20Feb 12, 2026Updated 3 weeks ago
- ☆10Sep 26, 2024Updated last year
- ☆14Oct 7, 2020Updated 5 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- HARV - HArdened Risc-V☆16Mar 10, 2022Updated 3 years ago
- ☆14Jan 19, 2024Updated 2 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- ☆17Aug 14, 2025Updated 6 months ago
- ☆27Feb 27, 2025Updated last year
- A C++ discrete event simulation framework☆14Mar 24, 2023Updated 2 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- TSNZeek: An Open-source Intrusion Detection System for IEEE 802.1 Time-sensitive Networking☆18Jun 6, 2024Updated last year
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- BitNet a4.8 Implementation in one file of pytorch☆21Jan 13, 2025Updated last year
- ☆14Mar 10, 2024Updated last year
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 3 months ago
- ☆14Feb 28, 2023Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- ☆20Feb 19, 2026Updated 2 weeks ago