lixixi-jook / PIMSYN-NNLinks
An Automatic Synthesis Tool for PIM-based CNN Accelerators.
☆14Updated last year
Alternatives and similar repositories for PIMSYN-NN
Users that are interested in PIMSYN-NN are comparing it to the libraries listed below
Sorting:
- Repository to host and maintain SCALE-Sim code☆333Updated last week
- A co-design architecture on sparse attention☆51Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆87Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 5 months ago
- ☆41Updated last week
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆171Updated 8 months ago
- Processing-In-Memory (PIM) Simulator☆184Updated 8 months ago
- ☆56Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆43Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆225Updated last year
- ☆78Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆90Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- ☆49Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆77Updated 2 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- ☆48Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- ☆113Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆156Updated last month
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- ☆35Updated 8 months ago
- Allo: A Programming Model for Composable Accelerator Design☆267Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 4 months ago