lixixi-jook / PIMSYN-NN
An Automatic Synthesis Tool for PIM-based CNN Accelerators.
☆11Updated 11 months ago
Alternatives and similar repositories for PIMSYN-NN:
Users that are interested in PIMSYN-NN are comparing it to the libraries listed below
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆58Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆68Updated 2 weeks ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- ☆21Updated 2 months ago
- ☆53Updated 7 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆28Updated 8 months ago
- Repository to host and maintain scale-sim-v2 code☆263Updated this week
- ☆47Updated 11 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆15Updated 8 months ago
- ☆63Updated last week
- DRA+RISC-V Exploration Framework☆16Updated last year
- NeuPIMs Simulator☆70Updated 8 months ago
- ☆23Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆44Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- ☆21Updated 6 months ago
- Programming and Assignment Material for ECE 695☆15Updated 3 years ago
- ☆43Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆128Updated last month
- ☆112Updated 7 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- An integrated CGRA design framework☆85Updated 3 months ago