lixixi-jook / PIMSYN-NNLinks
An Automatic Synthesis Tool for PIM-based CNN Accelerators.
☆15Updated last year
Alternatives and similar repositories for PIMSYN-NN
Users that are interested in PIMSYN-NN are comparing it to the libraries listed below
Sorting:
- Repository to host and maintain SCALE-Sim code☆344Updated last month
- A co-design architecture on sparse attention☆51Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆93Updated 4 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆72Updated 6 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆175Updated 9 months ago
- Processing-In-Memory (PIM) Simulator☆189Updated 9 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆228Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆19Updated last year
- ☆43Updated last month
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- ☆89Updated last year
- ☆57Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆91Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆66Updated 2 years ago
- ☆48Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 3 months ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆21Updated 9 years ago
- RTL generator for SpGEMM☆11Updated 4 years ago
- ☆16Updated 2 years ago
- Allo: A Programming Model for Composable Accelerator Design☆276Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆24Updated 9 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆82Updated 3 months ago
- ☆116Updated 5 years ago