lixixi-jook / PIMSYN-NNLinks
An Automatic Synthesis Tool for PIM-based CNN Accelerators.
☆16Updated last year
Alternatives and similar repositories for PIMSYN-NN
Users that are interested in PIMSYN-NN are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆53Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆79Updated 7 months ago
- Repository to host and maintain SCALE-Sim code☆368Updated this week
- ☆49Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆101Updated 6 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆19Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆93Updated last week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆237Updated last year
- RTL implementation of Flex-DPE.☆114Updated 5 years ago
- RTL generator for SpGEMM☆11Updated 4 years ago
- ☆43Updated 10 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆164Updated 2 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆143Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆138Updated 5 months ago
- ☆121Updated 5 years ago
- DRA+RISC-V Exploration Framework☆18Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆68Updated last week
- Collection of kernel accelerators optimised for LLM execution☆24Updated last month
- ☆58Updated last year
- Research about dataflow architecture☆12Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- ☆102Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆181Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated last week
- Processing-In-Memory (PIM) Simulator☆198Updated 10 months ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆62Updated 4 months ago