lixixi-jook / PIMSYN-NNLinks
An Automatic Synthesis Tool for PIM-based CNN Accelerators.
☆12Updated last year
Alternatives and similar repositories for PIMSYN-NN
Users that are interested in PIMSYN-NN are comparing it to the libraries listed below
Sorting:
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆68Updated 3 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆81Updated 2 months ago
- ☆21Updated last month
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 2 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- ☆75Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆38Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆17Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- ☆52Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆85Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆28Updated last year
- ☆65Updated 4 months ago
- ☆33Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆44Updated 6 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆68Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆21Updated 7 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆13Updated 2 weeks ago
- ☆48Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆84Updated last year
- ☆101Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆168Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 6 months ago
- ☆29Updated this week