16 bit serial multiplier in SystemVerilog
☆13Oct 13, 2018Updated 7 years ago
Alternatives and similar repositories for Serial-Multiplier
Users that are interested in Serial-Multiplier are comparing it to the libraries listed below
Sorting:
- ECE 5745 Tutorial 8: SRAM Generators☆15Mar 5, 2022Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- MATLAB function to fill an area with hatching ~~or speckling~~☆11Mar 4, 2018Updated 7 years ago
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- An artificial matrix generator in C☆12Feb 16, 2023Updated 3 years ago
- ☆14Apr 14, 2025Updated 10 months ago
- Single shot neural network pruning before training the model, based on connection sensitivity☆11Aug 7, 2019Updated 6 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆11Jun 25, 2025Updated 8 months ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- PolyLib official git.☆11Jan 27, 2026Updated last month
- A merged read deduplication tool capable to perform merged read deduplication on single end data.☆12Sep 4, 2024Updated last year
- Clust_mgr is an important compnent of KunlunBase. It provides a HTTP API for KunlunBase users to do cluster management, provisioning and …☆10Jun 13, 2023Updated 2 years ago
- CLI utilty to work out proper constants for vpternlogic instruction☆13Jan 22, 2023Updated 3 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- ☆20Updated this week
- Super Audio CD ISO-Image decoder addon☆16Updated this week
- 4-bit Shampoo for Memory-Efficient Network Training (NeurIPS 2024)☆13Feb 13, 2025Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Locality sensitive hash functions for Tensorflow 2.0.☆12Feb 18, 2022Updated 4 years ago
- ☆11Apr 3, 2023Updated 2 years ago
- Residual vector quantization for KV cache compression in large language model☆11Oct 22, 2024Updated last year
- sgx-based encrypted deduplication prototype☆14May 14, 2021Updated 4 years ago
- Musings in GEMM (General Matrix Multiplication)☆14Dec 14, 2025Updated 2 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- A real time microservices project using spring boot and spring cloud technologies☆16Apr 1, 2023Updated 2 years ago
- ☆12Jul 9, 2021Updated 4 years ago
- A compressed SDL_Surface format using the LZ4 compression library.☆14Sep 28, 2022Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago