16 bit serial multiplier in SystemVerilog
☆13Oct 13, 2018Updated 8 years ago
Alternatives and similar repositories for Serial-Multiplier
Users that are interested in Serial-Multiplier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- myhdl.org website☆13Dec 22, 2024Updated last year
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆19Mar 5, 2022Updated 4 years ago
- Voting machine implemented in verilog☆10Apr 8, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Multichannel RF Reference Architecture (MRFRA) code, utilities, and documentation using USRP SDR☆14Aug 15, 2022Updated 4 years ago
- ☆10May 1, 2019Updated 7 years ago
- ☆12May 15, 2024Updated 2 years ago
- An android habit-tracking app☆10Apr 5, 2021Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- python library for 2d homographies☆15Jan 22, 2021Updated 5 years ago
- Awesome Quantization Paper lists with Codes☆10Feb 24, 2021Updated 5 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- A GPU built from scratch which can render graphics and train ML models☆15Jul 4, 2026Updated 3 months ago
- Caching simulations LRU vs ARC.☆15Apr 27, 2015Updated 11 years ago
- 16 bit CPU created in Vivado with Verilog