RHSResearchLLC / NiteFury-and-LiteFury
Public repository for Litefury & Nitefury
☆284Updated 9 months ago
Alternatives and similar repositories for NiteFury-and-LiteFury:
Users that are interested in NiteFury-and-LiteFury are comparing it to the libraries listed below
- Small footprint and configurable PCIe core☆528Updated 2 weeks ago
- Small footprint and configurable DRAM core☆400Updated 2 months ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆254Updated 3 years ago
- LiteX boards files☆396Updated 2 weeks ago
- Small footprint and configurable Ethernet core☆228Updated 3 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆244Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆229Updated 5 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆275Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- Opensource DDR3 Controller☆293Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆421Updated 6 months ago
- An Open Source configuration of the Arty platform☆128Updated last year
- 10Gb Ethernet Switch☆176Updated last week
- VHDL library 4 FPGAs☆175Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 11 months ago
- A utility for Composing FPGA designs from Peripherals☆173Updated 3 months ago
- SoC based on VexRiscv and ICE40 UP5K☆154Updated last week
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- A simple, basic, formally verified UART controller☆294Updated last year
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆237Updated 10 months ago
- Bus bridges and other odds and ends☆526Updated last month
- FOSS Flow For FPGA☆376Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆75Updated 3 years ago
- Linux on LiteX-VexRiscv☆620Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆637Updated last week