RHSResearchLLC / NiteFury-and-LiteFuryLinks
Public repository for Litefury & Nitefury
☆309Updated last year
Alternatives and similar repositories for NiteFury-and-LiteFury
Users that are interested in NiteFury-and-LiteFury are comparing it to the libraries listed below
Sorting:
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆272Updated last month
- Small footprint and configurable PCIe core☆648Updated last month
- USB3 PIPE interface for Xilinx 7-Series☆239Updated 3 years ago
- Small footprint and configurable DRAM core☆462Updated last week
- LiteX boards files☆451Updated this week
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆264Updated 6 years ago
- VHDL library 4 FPGAs☆184Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated 2 weeks ago
- An open source USB bootloader for FPGAs☆389Updated 2 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆299Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆436Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 9 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆291Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated 2 months ago
- A simple, basic, formally verified UART controller☆319Updated last year
- CoreScore☆171Updated last month
- A wishbone controlled scope for FPGA's☆85Updated last year
- Opensource DDR3 Controller☆402Updated this week
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- Small footprint and configurable SATA core☆155Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- FPGA 101 lessons/labs☆401Updated last year