RHSResearchLLC / NiteFury-and-LiteFuryLinks
Public repository for Litefury & Nitefury
☆306Updated last year
Alternatives and similar repositories for NiteFury-and-LiteFury
Users that are interested in NiteFury-and-LiteFury are comparing it to the libraries listed below
Sorting:
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated last week
- Small footprint and configurable Ethernet core☆271Updated last month
- USB3 PIPE interface for Xilinx 7-Series☆237Updated 3 years ago
- LiteX boards files☆448Updated last week
- Small footprint and configurable PCIe core☆641Updated last month
- Small footprint and configurable DRAM core☆459Updated last week
- Experimental flows using nextpnr for Xilinx devices☆248Updated last year
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- VHDL library 4 FPGAs☆182Updated last week
- A Verilog implementation of DisplayPort protocol for FPGAs☆262Updated 6 years ago
- A simple, basic, formally verified UART controller☆318Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- An open source USB bootloader for FPGAs☆387Updated 2 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆289Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- 10Gb Ethernet Switch☆240Updated last month
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆188Updated last month
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- CoreScore☆169Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆298Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- Small footprint and configurable SATA core☆154Updated last month
- An Open Source configuration of the Arty platform☆131Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆433Updated last month
- Opensource DDR3 Controller☆397Updated 5 months ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated 2 weeks ago