NetFPGA 1G infrastructure and gateware
☆385Apr 11, 2019Updated 6 years ago
Alternatives and similar repositories for netfpga
Users that are interested in netfpga are comparing it to the libraries listed below
Sorting:
- NetFPGA public repository☆185Jul 1, 2020Updated 5 years ago
- NetFPGA-SUME public repository☆114Mar 27, 2015Updated 10 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,237Jul 5, 2024Updated last year
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- Small footprint and configurable PCIe core☆670Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated last year
- P4-NetFPGA wiki☆105Feb 26, 2018Updated 8 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆904Mar 2, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- HDL libraries and projects☆1,878Updated this week
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.☆30May 21, 2024Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,647Feb 9, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- ☆35Jun 9, 2022Updated 3 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- an opensource project to enable TSN research☆41Apr 26, 2022Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆158Feb 18, 2014Updated 12 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆578Aug 21, 2025Updated 7 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,347Aug 18, 2025Updated 7 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- ☆89May 4, 2017Updated 8 years ago
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year