NetFPGA 1G infrastructure and gateware
☆392Apr 11, 2019Updated 7 years ago
Alternatives and similar repositories for netfpga
Users that are interested in netfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NetFPGA public repository☆188Jul 1, 2020Updated 6 years ago
- NetFPGA-SUME public repository☆116Mar 27, 2015Updated 11 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,403Jul 5, 2024Updated 2 years ago
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog Ethernet components for FPGA implementation☆3,039Feb 27, 2025Updated last year
- Small footprint and configurable PCIe core☆713Jul 14, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- P4-NetFPGA wiki☆105Feb 26, 2018Updated 8 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆943Jul 14, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,434May 8, 2024Updated 2 years ago
- The RIFFA development repository☆879Jun 11, 2024Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Public Wiki for OSNT☆58Mar 23, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- HDL libraries and projects☆1,976Updated this week
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆23Apr 23, 2024Updated 2 years ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,667Jul 8, 2026Updated last week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog AXI stream components for FPGA implementation☆905Feb 27, 2025Updated last year
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.☆30May 21, 2024Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated last week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- ☆92May 4, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open source GPU based off of the AMD Southern Islands ISA.☆1,393Aug 18, 2025Updated 11 months ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- ☆59Jul 11, 2024Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆145Jan 2, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,096Feb 27, 2025Updated last year
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago