NetFPGA / netfpgaLinks
NetFPGA 1G infrastructure and gateware
☆381Updated 6 years ago
Alternatives and similar repositories for netfpga
Users that are interested in netfpga are comparing it to the libraries listed below
Sorting:
- NetFPGA public repository☆182Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- NetFPGA-SUME public repository☆112Updated 10 years ago
- Example designs for FPGA Drive FMC☆278Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆200Updated last year
- Support for Rocket Chip on Zynq FPGAs☆413Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- AMD OpenNIC Project Overview☆290Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆567Updated 3 months ago
- OpenRISC 1200 implementation☆174Updated 10 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- Recipe for FPGA cooking☆307Updated last year
- AMD OpenNIC Shell includes the HDL source files☆134Updated 11 months ago
- Open Programmable Acceleration Engine☆266Updated 4 months ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆175Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated last month
- Xilinx Tcl Store☆369Updated this week
- Small footprint and configurable PCIe core☆641Updated last month
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆599Updated 4 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆876Updated 5 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆876Updated 5 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 5 years ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- PCI express simulation framework for Cocotb☆183Updated 3 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆677Updated 4 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆347Updated this week
- ☆306Updated this week
- Code used in☆198Updated 8 years ago