NetFPGA / netfpga
NetFPGA 1G infrastructure and gateware
☆367Updated 5 years ago
Alternatives and similar repositories for netfpga:
Users that are interested in netfpga are comparing it to the libraries listed below
- NetFPGA public repository☆180Updated 4 years ago
- Example designs for FPGA Drive FMC☆230Updated last week
- Support for Rocket Chip on Zynq FPGAs☆401Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆777Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆187Updated 8 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆510Updated 3 months ago
- Bus bridges and other odds and ends☆507Updated last week
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- NetFPGA-SUME public repository☆113Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆562Updated 4 years ago
- Xilinx Tcl Store☆350Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆636Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆766Updated 5 months ago
- OpenRISC 1200 implementation☆163Updated 9 years ago
- AMD OpenNIC Project Overview☆238Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆123Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆999Updated 6 months ago
- Recipe for FPGA cooking☆288Updated 3 months ago
- Small footprint and configurable PCIe core☆496Updated last week
- SystemRDL 2.0 language compiler front-end☆242Updated last week
- The root repo for lowRISC project and FPGA demos.☆596Updated last year
- Linux on LiteX-VexRiscv☆602Updated 6 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆191Updated 8 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆858Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆756Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆397Updated 2 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago