NetFPGA / netfpga

Related projects: ⓘ

• NetFPGA / NetFPGA-public
  NetFPGA public repository
  ☆177Updated 4 years ago
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆172Updated 4 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆485Updated last week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆392Updated 5 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆161Updated 11 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆211Updated 2 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆344Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆539Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• NetFPGA / NetFPGA-SUME-public
  NetFPGA-SUME public repository
  ☆110Updated 9 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆465Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆716Updated last month
• Xilinx / HLx_Examples
  ☆298Updated this week
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆217Updated last year
• Xilinx / XilinxBoardStore
  ☆248Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆376Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆594Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆730Updated 4 months ago
• Digilent / vivado-boards
  ☆381Updated last year
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆226Updated 2 weeks ago
• VectorBlox / orca
  ☆234Updated this week
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆401Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆280Updated 3 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆438Updated 5 months ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆157Updated 8 years ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆282Updated 3 years ago