NetFPGA / netfpgaLinks
NetFPGA 1G infrastructure and gateware
☆381Updated 6 years ago
Alternatives and similar repositories for netfpga
Users that are interested in netfpga are comparing it to the libraries listed below
Sorting:
- NetFPGA public repository☆182Updated 5 years ago
- NetFPGA-SUME public repository☆113Updated 10 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆201Updated last year
- Example designs for FPGA Drive FMC☆279Updated 11 months ago
- Support for Rocket Chip on Zynq FPGAs☆413Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆567Updated 3 months ago
- AMD OpenNIC Project Overview☆290Updated 2 years ago
- OpenRISC 1200 implementation☆175Updated 10 years ago
- Recipe for FPGA cooking☆308Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated last month
- Xilinx Tcl Store☆369Updated this week
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆176Updated last year
- AMD OpenNIC Shell includes the HDL source files☆135Updated 11 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆878Updated 5 months ago
- ☆306Updated this week
- PCI express simulation framework for Cocotb☆185Updated 3 months ago
- The root repo for lowRISC project and FPGA demos.☆601Updated 2 years ago
- Open Programmable Acceleration Engine☆266Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆316Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆226Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆369Updated 8 years ago
- Ethernet switch implementation written in Verilog☆55Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆70Updated 8 years ago