greatscottgadgets / bucatiniLinks
a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
☆31Updated 3 years ago
Alternatives and similar repositories for bucatini
Users that are interested in bucatini are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Board and connector definition files for nMigen☆30Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Board definitions for Amaranth HDL☆118Updated this week
- Simplified environment for litex☆14Updated 4 years ago
- ☆44Updated 5 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- ☆64Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated 2 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago