greatscottgadgets / bucatini
a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
☆32Updated 3 years ago
Alternatives and similar repositories for bucatini:
Users that are interested in bucatini are comparing it to the libraries listed below
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆22Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated last week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- SD device emulator from ProjectVault☆16Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 4 months ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 3 weeks ago