greatscottgadgets / bucatiniLinks
a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
☆31Updated 3 years ago
Alternatives and similar repositories for bucatini
Users that are interested in bucatini are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- ☆64Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- My pergola FPGA projects☆30Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Simplified environment for litex☆14Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 9 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 3 weeks ago
- PicoRV☆44Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆44Updated 4 months ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago