rohitk-singh / usb-deviceLinks
USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
☆12Updated 7 years ago
Alternatives and similar repositories for usb-device
Users that are interested in usb-device are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆26Updated last year
- UART models for cocotb☆29Updated 2 years ago
- ☆36Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- ☆21Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆15Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆55Updated this week
- Library of reusable VHDL components☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago